

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

M42C MLB

11/27/2006 POST RAMP WITH LOCKED BOOTROM

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
C		474680	PRODUCTION RELEASED	11/27/06	?

Page	(.csa)	Contents	DRI	Sync	Date
1	1	Table of Contents	RX	N/A	N/A
2	2	SYSTEM BLOCK DIAGRAM	RX	MASTER	5/23/05
3	3	Power Block Diagram	MK	POWER	06/30/2005
4	4	CONFIGURATION OPTIONS	RX	SMC	07/18/2005
5	5	FUNC TEST 1 OF 2	RX	TP	07/25/2005
6	6	SIGNAL ALIAS /RESET	RX	ENET	08/19/2005
7	7	CPU 1 OF 2-FSB	RX	MASTER	05/03/2005
8	8	CPU 2 OF 2-PWR/GND	MK	MASTER	05/03/2005
9	9	CPU DECAPS & VID<>	MK	SMC	08/19/2005
10	10	CPU MISC1-TEMP SENSOR	ES	ENET	08/19/2005
11	11	CPU ITP700FLEX DEBUG	RX	MASTER	5/23/05
12	12	NB CPU Interface	MK	NB	07/25/2005
13	13	NB PEG / Video Interfaces	DK	NB	07/25/2005
14	14	NB Misc Interfaces	RX	NB	08/15/2005
15	15	NB DDR2 Interfaces	LT	NB	07/25/2005
16	16	NB Power 1	DK	NB	07/25/2005
17	17	NB Power 2	DK	NB	07/25/2005
18	18	NB Grounds	DK	NB	07/25/2005
19	19	NB (GM) Decoupling	DK	NB	06/22/2005
20	20	NB Config Straps	DK	NB	06/28/2005
21	21		RX	SB	08/05/2005
22	22		RX	ENET	11/16/2005
23	23		RX	ENET	11/28/2005
24	24		RX	SB	08/05/2005
25	25		RX	SB	06/28/2005
26	26	SB Misc	RX	NB	07/26/2005
27	27	M42 SMBUS CONNECTIONS	ES	ENET	08/30/2005
28	28	DDR2 SO-DIMM Connector A	LT	MEMORY	06/20/2005
29	29	DDR2 SO-DIMM Connector B	LT	MEMORY	06/20/2005
30	30	Memory Active Termination	LT	MEMORY	06/20/2005
31	31	Memory Vtt Supply	LT	(MASTER)	(MASTER)
32	32	CLOCKS	DK	CLOCK	06/03/2005
33	33	CLOCK TERMINATION	DK	CLOCK	06/06/2005
34	34	PATA CONNECTOR	ES	ENET	11/01/2005
35	35	SATA CONNECTOR	ES	ENET	11/14/2005
36	36	ETHERNET CONTROLLER	ES	ENET	12/06/2005
37	37	ETHERNET CONNECTOR	ES	ENET	11/14/2005
38	38	FIREWIRE CONTROLLER	ES	ENET	08/30/2005
39	39	FIREWIRE PORT	ES	ENET	11/16/2005
40	40	CONNECTOR MISC	ES	ENET	11/16/2005
41	41	IR CONTROLLER	ES	ENET	11/09/2005
42	42		ES	ENET	11/01/2005
43	43		ES	ENET	08/19/2005
44	44	BLUETOOTH INTERFACE	MK	ENET	08/29/2005
45	45	SMC	MK	SMC	08/18/2005
46	46	SMC SUPPORT	LD	SMC	08/23/2005
47	47	LPC+ Debug Connector	MK	NB	06/30/2005
48	48	CPU Current & Voltage Sense	ES	ENET	08/30/2005


Page	(.csa)	Contents	DRI	Sync	Date
49	49	TEMPERATURE SENSE	RX	ENET	11/09/2005
50	50	SPI BOOTROM	ES	MASTER	5/23/05
51	51	Fan	MK	ENET	11/10/2005
52	52	SMS	RX	SMC	08/23/2005
53	53	TPM	DK	SMC	07/18/2005
54	54	AUDIO: CODEC	DK	M42AUDIO	08/05/2006
55	55	AUDIO: SPEAKER AMP	DK	M42AUDIO	08/05/2006
56	56	AUDIO: JACK	DK	M42AUDIO	08/05/2006
57	57	AUDIO: JACK TRANSLATORS	MK	M42AUDIO	08/05/2006
58	58	IMVP6 CPU VCore Regulator	MK	POWER	07/13/2005
59	59	5V / 3.3V Power Supply	MK	POWER	07/13/2005
60	60	2.5V/1.2V Regulator	MK	ENET	12/06/2005
61	61	1.8V Supply	MK	POWER	07/13/2005
62	62	1.5V / 1.05V Power Supply	MK	POWER	07/13/2005
63	63	S3/S0 FETS, G3H SUPPLY	MK	ENET	08/30/2005
64	64	Power Conn / Alias	MK	ENET	11/16/2005
65	65	DC-In & Battery Connectors	MK	POWER	07/13/2005
66	66	PBUS Supply/Battery Charger	ES	SMC	08/19/2005
67	67	INVERTER, LVDS, TMDS	DK	GRAPHIC	06/06/2005
68	68	EXTERNAL TMDS	DK	GRAPHIC	06/06/2005
69	69	MINI-DVI CONNECTOR		EUGENE	05/21/05
70	70	Cross Reference Page			
71	71	Cross Reference Page			
72	72	Cross Reference Page			
73	73	Cross Reference Page			
74	74	Cross Reference Page			
75	75	Cross Reference Page			
76	76	Cross Reference Page			
77	77	Cross Reference Page			
78	78	Cross Reference Page			

EE DRIS:
 RX-RAYMOND XU
 DK-DINESH KUMAR
 RC-RAY CHANG
 MK-MARC KLINGELHOFER
 LT-LAWRENCE TAN
 ES-ERIC SMITH
 LD-LINDA DUNN

Schematic / PCB #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-7173	1	SCHEM, MACBOOK, MLB	SCH	
820-1889	1	PCB#, MACBOOK, MLB	PCB	

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPTER	/	DESIGN CK	/
X.XX :	_____	ENG APPD	/	MFG APPD	/
X.XXX :	_____	QA APPD	/	DESIGNER	/
ANGLES :	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D
THIRD ANGLE PROJECTION		DRAWING NUMBER		051-7173	REV. C
					SHT 1 OF 108



SYSTEM BLOCK DIAGRAM
 SYNC_MASTER=MASTER SYNC_DATE=5/23/05
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	REV.
NONE	2	108	

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

BOM OPTION

BOMOPTION	M42A GOOD ST MICRO 630-7795 EVT	M42A BETTER ST MICRO 630-7796 EVT	M42A BEST KIONIX 630-7799 EVT	M42A GOOD KIONIX 630-7798 EVT	M42A BETTER KIONIX 630-7736 EVT	M42A BEST ST MICRO 630-7797 EVT
1V51V05S0_CONT						
1V51V05S0_SKIP	v	v	v	v	v	v
5V3V3S3_CONT						
5V3V3S3_SKIP	v	v	v	v	v	v
ACCEL_KIONIX			v	v	v	
ACCEL_ST	v	v				v
INVERTER_BUF	v	v	v	v	v	v
INVERTER_UNBUF						
ITP						
LEMENU	v	v	v	v	v	v
MEMVIT_EN_PU	v	v	v	v	v	v
NBCFG_DMI_REVERSE						
NBCFG_DMI_X2						
NBCFG_DYN_ODT_DISABLE						
NBCFG_PEG_REVERSE						
NBCFG_SDVO_AND_PCIE						
NBCFG_VCC_1V5						
NO_REBOOT_MODE						
USB_C_OC_PU	v	v	v	v	v	v
USB_D_OC_PU	v	v	v	v	v	v
USB_E_OC_PU	v	v	v	v	v	v
GOOD	v			v		
BETTER		v			v	
BEST			v			v
M42A_PGM	v	v	v	v	v	v
ONEWIRE_PULLUP	v	v	v	v	v	v
ONEWIRE_PULLUP_OLD						
ONEWIRE_PU_PROT	v	v	v	v	v	v
ONEWIRE_PU_ACOK						
ONEWIRE_PWRCTL	v	v	v	v	v	v
ONEWIRE_ALWAYSON						
3V3_IND_2MM8	v	v	v	v	v	v
3V3_IND_3MM						
NORMAL	v	v		v	v	
FANCY			v			v
STANDOFF	v	v	v	v	v	v
FET_FDN6296	v	v	v	v	v	v
FET_STL8NH3LL						
GOOD-ST	v					
BETTER-ST		v				
BEST-KIONIX			v			
GOOD-KIONIX				v		
BETTER-KIONIX					v	
BEST-ST						v
TPM						
PVT-DIMM						
POST-RAMP-DIMM35	v	v	v	v	v	v
M42						
M42A	v	v	v	v	v	v

BOARD STACK-UP AND CONSTRUCTION

Top	SIGNAL
2	GROUND
3	SIGNAL(High Speed)
4	SIGNAL(High Speed)
5	GROUND
6	POWER
7	POWER
8	GROUND
9	SIGNAL(High Speed)
10	SIGNAL(High Speed)
11	GROUND
BOTTOM	SIGNAL

MLB STACKUP		
LAYER	THICKNESS (MM)	TRACE WIDTH (MM)
CONFORMAL_COAT		
L1 SIGNAL(TOP)	0.047	0.1
L1-L2	0.07	
L2 GROUND	0.014	---
L2-L3	0.076	
L3 SIGNAL	0.014	0.079
L3-L4	0.156	
L4 SIGNAL	0.014	0.079
L4-L5	0.076	
L5 GND	0.014	---
L5-L6	0.07	
L6 POWER	0.031	---
L6-L7	0.076	
L7 POWER	0.031	---
L7-L8	0.07	
L8 GROUND	0.014	---
L8-L9	0.076	
L9 SIGNAL	0.014	0.1
L9-L10	0.156	
L10 SIGNAL	0.014	0.1
L10-L11	0.076	
L11 GROUND	0.014	0.1
L11-L12	0.07	
L12 SIGNAL(BOTTOM)	0.047	0.1
CONFORMAL_COAT		
TOTAL	1.276	---

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
337S3387	1	IC, MEMOM, CPU B2 DC 1.83GHZ, 479 PGA	U0700	GOOD
337S3389	1	IC, MEMOM, CPU B2 DC 2.0GHZ, 479 PGA	U0700	BETTER
337S3389	1	IC, MEMOM, CPU B2 DC 2.0GHZ, 479 PGA	U0700	BEST

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
338S0268	1	IC, FW32306, 1394A LINK, BGA, 129P	U4400	LEMENU
338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN, NO	U4101	LEMENU
359S0109	1	IC, SLOBLP436, CLOCK GEN, 68PIN QFN	U3301	LEMENU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1942	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, 802CE	U6301	M42A_PGM
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, 808	U4102	M42A_PGM
341S1946	1	IC, SMC, 176P BGA, MS8/2116	U5800	M42A_PGM
341S1890	1	IC, PSOC-W/USB, 56P, MLP, CY8C24794	U5100	M42A_PGM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MMX6MM	EEE:WES	CRITICAL	GOOD-ST
826-4393	1	LBL, P/N LABEL, PCB, 28MMX6MM	EEE:WET	CRITICAL	BETTER-ST
826-4393	1	LBL, P/N LABEL, PCB, 28MMX6MM	EEE:WEW	CRITICAL	BEST-KIONIX
826-4393	1	LBL, P/N LABEL, PCB, 28MMX6MM	EEE:WEV	CRITICAL	GOOD-KIONIX
826-4393	1	LBL, P/N LABEL, PCB, 28MMX6MM	EEE:W6V	CRITICAL	BETTER-KIONIX
826-4393	1	LBL, P/N LABEL, PCB, 28MMX6MM	EEE:WEU	CRITICAL	BEST-ST

CONFIGURATION OPTIONS

SYNC_MASTER=SMC SYNC_DATE=07/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHT	OF	108
NONE	4		

Functional Test Points

Power Supply NO_TESTS

NO_TEST	TEST	VALUE	LOC
	IMVP6 RBIAS		58
	IMVP6 COMP		58
	5VS5_RUNSS		59 63
	1V5S0_RUNSS		62 63
	1V8S3_COMP		61
	1V8S3_FSET		61
	TRUE 3V3S5_COMP		
	TRUE 3V3S5_FSET		
	TRUE 1V05S0_COMP		
	TRUE 1V05S0_FSET		
	TRUE P3V42G3H_FB		63

CLOCK NO_TESTS

NO_TEST	TEST	VALUE	LOC
	TRUE CK410_CPU0_N		32 33
	TRUE CK410_CPU0_P		32 33
	TRUE CK410_CPU1_N		32 33
	TRUE CK410_CPU1_P		32 33
	TRUE CK410_CPU2_ITP_SRC10_N		32 33
	TRUE CK410_CPU2_ITP_SRC10_P		32 33
	TRUE CK410_DOT96_27M_N		32 33
	TRUE CK410_DOT96_27M_P		32 33
	TRUE CK410_LVDS_N		32 33
	TRUE CK410_LVDS_P		32 33
	TRUE CK410_PCI4_CLK_SPN		
	TRUE CK410_PCF1_CLK		32 33
	TRUE CK410_SRC1_N_SPN		6
	TRUE CK410_SRC1_P_SPN		6
	TRUE CK410_SRC2_N		32 33
	TRUE CK410_SRC2_P		32 33
	TRUE CK410_SRC3_N_SPN		6
	TRUE CK410_SRC3_P_SPN		6
	TRUE CK410_SRC4_N		32 33
	TRUE CK410_SRC4_P		32 33
	TRUE CK410_SRC5_N		32 33
	TRUE CK410_SRC5_P		32 33
	TRUE CK410_SRC6_N		32 33
	TRUE CK410_SRC6_P		32 33
	TRUE CK410_SRC7_N_SPN		6
	TRUE CK410_SRC7_P_SPN		6
	TRUE CK410_SRC8_N		32 33
	TRUE CK410_SRC8_P		32 33
	TRUE CK410_SRC_CLKREQ01_L_SPN		6
	TRUE CK410_SRC_CLKREQ03_L_SPN		6
	TRUE CK410_SRC_CLKREQ08_L		32 33

FIREWARE NO_TESTS

NO_TEST	TEST	VALUE	LOC
	TRUE FW_B_TPA_N_SPN		6
	TRUE FW_B_TPA_P_SPN		6
	TRUE FW_B_TPBIAS_SPN		6
	TRUE FW_B_TPB_N_SPN		6
	TRUE FW_B_TPB_P_SPN		6
	TRUE FW_C_TPA_N_SPN		6
	TRUE FW_C_TPA_P_SPN		6
	TRUE FW_C_TPBIAS_SPN		6
	TRUE FW_C_TPB_N_SPN		6
	TRUE FW_C_TPB_P_SPN		6

LVDS NO_TESTS

NO_TEST	TEST	VALUE	LOC
	TRUE LVDS_B_CLK_N_SPN		6
	TRUE LVDS_B_CLK_P_SPN		6
	TRUE LVDS_B_DATA_N0_SPN		6
	TRUE LVDS_B_DATA_N1_SPN		6
	TRUE LVDS_B_DATA_N2_SPN		6
	TRUE LVDS_B_DATA_P1_SPN		6
	TRUE LVDS_B_DATA_P2_SPN		6

ETHERNET NO_TESTS

NO_TEST	TEST	VALUE	LOC
	TRUE ENET_MDI_TRAN_P<2>		37
	TRUE ENET_MDI_TRAN_N<2>		37
	TRUE ENET_MDI_TRAN_P<3>		37

NO_TEST	TEST	VALUE	LOC
	TRUE SMC_FAN_3_TACH		45 46
	TRUE ALS_LEFT		45 46

Fan Connectors

FUNC_TEST	TEST	VALUE	LOC
	TRUE =PP5V_S0_FAN_RT		51 64
	TRUE FAN_RT_PWM		51
	TRUE FAN_RT_TACH		51
	TRUE =PP3V3_S0_FAN_RT		51 64
	TRUE SMC_FAN_1_CTL		45 51
	TRUE SMC_FAN_1_TACH		45 51

LPC+ Debug Connector

FUNC_TEST	TEST	VALUE	LOC
	TRUE =PP3V42_G3H_LPCPLUS		47 64
	TRUE =PP5V_S0_LPCPLUS		47 64
	TRUE LPC_AD<0>		21 45 47 53
	TRUE LPC_AD<1>		21 45 47 53
	TRUE LPC_FRAME_L		21 46 47 53
	TRUE PM_CLKRUN_L		23 38 46 47 53
	TRUE BOOT_LPC_SPI_L		22 45 47
	TRUE SMC_TMS		45 46 47
	TRUE DEBUG_RST_L		26 47
	TRUE SMC_TRST_L		45 47
	TRUE SMC_TDO		45 46 47
	TRUE SMC_MD1		45 47
	TRUE SMC_TX_L		45 46 47
	TRUE FWH_INIT_L		5 21 47
	TRUE PCI_CLK_PORT80_LPC		33 47
	TRUE LPC_AD<2>		21 45 47 53
	TRUE LPC_AD<3>		21 45 47 53
	TRUE INT_SERIRO		23 45 47 53
	TRUE PM_SUS_STAT_L		23 45 46 47 53
	TRUE SMC_TDI		45 46 47
	TRUE SMC_TCK		45 46 47
	TRUE SMC_RST_L		45 46 47
	TRUE SMC_NMI		45 47
	TRUE SMC_RX_L		45 46 47
	TRUE SV_SET_UP		23 47

Other Func Test Points

FUNC_TEST	TEST	VALUE	LOC
	TRUE =PP1V05_S0_REG		62 64
	SMBus FUNC_TEST		
	TRUE SMBUS_SMC_MLB_SCL		27
	TRUE SMBUS_SMC_MLB_SDA		27
	FIREWIRE FUNC_TEST		
	TRUE PPFW_SWITCH		39
	SLEEP_LED_FUNC_TEST		
	TRUE SYS_LED_ANODE		35 46
	SMC FUNC_TEST		
	TRUE SMC_LID		40 45 46 65
	TRUE SMC_MANUAL_RST_L		46
	TRUE SMC_CPU_VSENSE		45 48
	Power Supply FUNC_TEST		
	TRUE ALL_SYS_PWRGD		26 45 63
	TRUE PPVCORE_CPU_S0		64
	TRUE PP1V05_S0		64
	TRUE PP1V5_S0		64
	TRUE PP1V8_S0		64
	TRUE PP2V5_S0		64
	TRUE PP3V3_S0		64
	TRUE PP5V_S0		64
	TRUE PP1V2_S3		64
	TRUE PP1V8_S3		64
	TRUE PP2V5_S3		64
	TRUE PP3V3_S3		64
	TRUE PP5V_S3		64
	TRUE PP3V3_S5		64
	TRUE PP5V_S5		64
	TRUE PP3V42_G3H		64
	TRUE PPBUSA_G3H		64
	TRUE PPBUSB_G3H		64
	TRUE PP18V5_G3H		64
	TRUE PP0V9_S0		64

Battery Digital Connector

FUNC_TEST	TEST	VALUE	LOC
	TRUE SMC_BS_ALRT_L		45 46 65
	TRUE SMBUS_BATT_SCL_F		65
	TRUE SMBUS_BATT_SDA_F		65
	TRUE BATT_IN		65
	TRUE BATT_POS		65
	TRUE BATT_NEG		65

Audio FUNC_TEST

FUNC_TEST	TEST	VALUE	LOC
	TRUE PP5V_S0_AUDIO_PWR		64
	TRUE PP5V_S0_AUDIO		64
	TRUE GND_AUDIO_PWR		64
	TRUE GND_AUDIO_CODEC		64
	TRUE ACZ_SDATAIN<0>		21 54
	TRUE ACZ_SDATAOUT		21 54
	TRUE ACZ_BITCLK		21 54
	TRUE ACZ_RST_L		21 54 57
	TRUE ACZ_SYNC		21 54

Battery FUNC_TEST

FUNC_TEST	TEST	VALUE	LOC
	TRUE SMC_BATT_ISET		45 66
	TRUE SMC_BATT_CHG_EN		45 46 66
	TRUE SMC_BC_ACOK		45 46 65 66
	TRUE SMC_PS_ON		39 45 46 65
	TRUE SMC_BATT_TRICKLE_EN_L		45 46 66
	TRUE SYS_ONEWIRE		45 46 65

USB FUNC_TEST

FUNC_TEST	TEST	VALUE	LOC
	TRUE TP_USBP_E		6
	TRUE TP_USBN_E		6
	TRUE TP_USBP_F		6
	TRUE TP_USBN_F		6

DC-JACK FUNC_TEST

FUNC_TEST	TEST	VALUE	LOC
	TRUE ACIN_ENABLE_GATE		65

Battery charger FUNC_TEST

FUNC_TEST	TEST	VALUE	LOC
	TRUE PPVBAT_G3H_CHGR_OUT		66

INVERTER CONNECTOR FUNC_TEST


FUNC_TEST	TEST	VALUE	LOC
	TRUE PPBUS_ALL_INV_CONN		67
	TRUE INV_GND		67
	TRUE PP5V_INV_F		67
	TRUE INV_BKLIGHT_PWM_L		67

FUNC TEST 1 OF 2

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	NONE	SHT	5 OF 108




(EMI PAD FOR INVERTER CONNECTOR)




CHASSIS GND
BATTERY, AUDIO, DIP DIMM CONNECTOR CHASSIS GND




SATA, LVDS CONNECTOR CHASSIS GND




DCIN CONNECTOR CHASSIS GND




I/O CONNECTOR CHASSIS GND




DIP DIMM CONNECTOR CHASSIS GND




DIP DIMM CONNECTOR CHASSIS GND




DIP DIMM CONNECTOR CHASSIS GND




DIGITAL GND SCREW HOLE



CPU THERMAL SCREW UP



CPU THERMAL SCREW DOWN



LVDS ALIASES

NO-CONNECT UNUSED LVDS INTERFACE PORTS

13	LVDS B CLK N	LVDS B CLK N SPN	MAKE_BASE=TRUE
13	LVDS B CLK P	LVDS B CLK P SPN	MAKE_BASE=TRUE
13	LVDS B DATA N<0>	LVDS B DATA N0 SPN	MAKE_BASE=TRUE
13	LVDS B DATA N<1>	LVDS B DATA N1 SPN	MAKE_BASE=TRUE
13	LVDS B DATA N<2>	LVDS B DATA N2 SPN	MAKE_BASE=TRUE
13	LVDS B DATA P<0>	LVDS B DATA P0 SPN	MAKE_BASE=TRUE
13	LVDS B DATA P<1>	LVDS B DATA P1 SPN	MAKE_BASE=TRUE
13	LVDS B DATA P<2>	LVDS B DATA P2 SPN	MAKE_BASE=TRUE

PCI EXPRESS GRAPHICS ALIASES

NO-CONNECT UNUSED SDVO INTERFACE PORTS

13	PEG D2R N<0>	PEG D2R N0 SPN	MAKE_BASE=TRUE
13	PEG D2R N<2>	PEG D2R N2 SPN	MAKE_BASE=TRUE
13	PEG D2R N<3>	PEG D2R N3 SPN	MAKE_BASE=TRUE
13	PEG D2R N<4>	PEG D2R N4 SPN	MAKE_BASE=TRUE
13	PEG D2R N<5>	PEG D2R N5 SPN	MAKE_BASE=TRUE
13	PEG D2R N<6>	PEG D2R N6 SPN	MAKE_BASE=TRUE
13	PEG D2R N<7>	PEG D2R N7 SPN	MAKE_BASE=TRUE
13	PEG D2R N<8>	PEG D2R N8 SPN	MAKE_BASE=TRUE
13	PEG D2R N<9>	PEG D2R N9 SPN	MAKE_BASE=TRUE
13	PEG D2R N<10>	PEG D2R N10 SPN	MAKE_BASE=TRUE
13	PEG D2R N<11>	PEG D2R N11 SPN	MAKE_BASE=TRUE
13	PEG D2R N<12>	PEG D2R N12 SPN	MAKE_BASE=TRUE
13	PEG D2R N<13>	PEG D2R N13 SPN	MAKE_BASE=TRUE
13	PEG D2R N<14>	PEG D2R N14 SPN	MAKE_BASE=TRUE
13	PEG D2R N<15>	PEG D2R N15 SPN	MAKE_BASE=TRUE
13	PEG D2R P<0>	PEG D2R P0 SPN	MAKE_BASE=TRUE
13	PEG D2R P<2>	PEG D2R P2 SPN	MAKE_BASE=TRUE
13	PEG D2R P<3>	PEG D2R P3 SPN	MAKE_BASE=TRUE
13	PEG D2R P<4>	PEG D2R P4 SPN	MAKE_BASE=TRUE
13	PEG D2R P<5>	PEG D2R P5 SPN	MAKE_BASE=TRUE
13	PEG D2R P<6>	PEG D2R P6 SPN	MAKE_BASE=TRUE
13	PEG D2R P<7>	PEG D2R P7 SPN	MAKE_BASE=TRUE
13	PEG D2R P<8>	PEG D2R P8 SPN	MAKE_BASE=TRUE
13	PEG D2R P<9>	PEG D2R P9 SPN	MAKE_BASE=TRUE
13	PEG D2R P<10>	PEG D2R P10 SPN	MAKE_BASE=TRUE
13	PEG D2R P<11>	PEG D2R P11 SPN	MAKE_BASE=TRUE
13	PEG D2R P<12>	PEG D2R P12 SPN	MAKE_BASE=TRUE
13	PEG D2R P<13>	PEG D2R P13 SPN	MAKE_BASE=TRUE
13	PEG D2R P<14>	PEG D2R P14 SPN	MAKE_BASE=TRUE
13	PEG D2R P<15>	PEG D2R P15 SPN	MAKE_BASE=TRUE
13	PEG R2D C N<4>	PEG R2D C N4 SPN	MAKE_BASE=TRUE
13	PEG R2D C N<5>	PEG R2D C N5 SPN	MAKE_BASE=TRUE
13	PEG R2D C N<6>	PEG R2D C N6 SPN	MAKE_BASE=TRUE
13	PEG R2D C N<7>	PEG R2D C N7 SPN	MAKE_BASE=TRUE
13	PEG R2D C N<8>	PEG R2D C N8 SPN	MAKE_BASE=TRUE
13	PEG R2D C N<9>	PEG R2D C N9 SPN	MAKE_BASE=TRUE
13	PEG R2D C N<10>	PEG R2D C N10 SPN	MAKE_BASE=TRUE
13	PEG R2D C N<11>	PEG R2D C N11 SPN	MAKE_BASE=TRUE
13	PEG R2D C N<12>	PEG R2D C N12 SPN	MAKE_BASE=TRUE
13	PEG R2D C N<13>	PEG R2D C N13 SPN	MAKE_BASE=TRUE
13	PEG R2D C N<14>	PEG R2D C N14 SPN	MAKE_BASE=TRUE
13	PEG R2D C N<15>	PEG R2D C N15 SPN	MAKE_BASE=TRUE
13	PEG R2D C P<4>	PEG R2D C P4 SPN	MAKE_BASE=TRUE
13	PEG R2D C P<5>	PEG R2D C P5 SPN	MAKE_BASE=TRUE
13	PEG R2D C P<6>	PEG R2D C P6 SPN	MAKE_BASE=TRUE
13	PEG R2D C P<7>	PEG R2D C P7 SPN	MAKE_BASE=TRUE
13	PEG R2D C P<8>	PEG R2D C P8 SPN	MAKE_BASE=TRUE
13	PEG R2D C P<9>	PEG R2D C P9 SPN	MAKE_BASE=TRUE
13	PEG R2D C P<10>	PEG R2D C P10 SPN	MAKE_BASE=TRUE
13	PEG R2D C P<11>	PEG R2D C P11 SPN	MAKE_BASE=TRUE
13	PEG R2D C P<12>	PEG R2D C P12 SPN	MAKE_BASE=TRUE
13	PEG R2D C P<13>	PEG R2D C P13 SPN	MAKE_BASE=TRUE
13	PEG R2D C P<14>	PEG R2D C P14 SPN	MAKE_BASE=TRUE
13	PEG R2D C P<15>	PEG R2D C P15 SPN	MAKE_BASE=TRUE

NB CFG ALIASES

NO-CONNECT UNUSED CFG INTERFACE PORTS

14	NB_CFG<3>	TP_NB_CFG3	MAKE_BASE=TRUE
14	NB_CFG<4>	TP_NB_CFG4	MAKE_BASE=TRUE
14	NB_CFG<6>	TP_NB_CFG6	MAKE_BASE=TRUE
14	NB_CFG<8>	TP_NB_CFG8	MAKE_BASE=TRUE
14	NB_CFG<10>	TP_NB_CFG10	MAKE_BASE=TRUE
14	NB_CFG<11>	TP_NB_CFG11	MAKE_BASE=TRUE
14	NB_CFG<12>	TP_NB_CFG12	MAKE_BASE=TRUE
14	NB_CFG<13>	TP_NB_CFG13	MAKE_BASE=TRUE
14	NB_CFG<14>	TP_NB_CFG14	MAKE_BASE=TRUE
14	NB_CFG<15>	TP_NB_CFG15	MAKE_BASE=TRUE
14	NB_CFG<17>	TP_NB_CFG17	MAKE_BASE=TRUE

FIREWIRE ALIASES

NO-CONNECT UNUSED FIREWIRE INTERFACE PORTS

38	FW_B_TPBIA5	FW_B_TPBIA5 SPN	MAKE_BASE=TRUE
38	FW_B_TPA_P	FW_B_TPA_P SPN	MAKE_BASE=TRUE
38	FW_B_TPA_N	FW_B_TPA_N SPN	MAKE_BASE=TRUE
38	FW_B_TPB_P	FW_B_TPB_P SPN	MAKE_BASE=TRUE
38	FW_B_TPB_N	FW_B_TPB_N SPN	MAKE_BASE=TRUE
38	FW_C_TPBIA5	FW_C_TPBIA5 SPN	MAKE_BASE=TRUE
38	FW_C_TPA_P	FW_C_TPA_P SPN	MAKE_BASE=TRUE
38	FW_C_TPA_N	FW_C_TPA_N SPN	MAKE_BASE=TRUE
38	FW_C_TPB_P	FW_C_TPB_P SPN	MAKE_BASE=TRUE
38	FW_C_TPB_N	FW_C_TPB_N SPN	MAKE_BASE=TRUE
39	FWPWR_PWRON	NC_FWPWR_PWRON	MAKE_BASE=TRUE

SATA ALIASES

NO-CONNECT UNUSED SATA INTERFACE PORTS

21	SATA_A_D2R_N	SATA_A_D2R_N SPN	MAKE_BASE=TRUE
21	SATA_A_D2R_P	SATA_A_D2R_P SPN	MAKE_BASE=TRUE
21	SATA_A_R2D_C_N	SATA_A_R2D_C_N SPN	MAKE_BASE=TRUE
21	SATA_A_R2D_C_P	SATA_A_R2D_C_P SPN	MAKE_BASE=TRUE

PCI_EXP ALIASES

NO-CONNECT UNUSED PCI_EXP INTERFACE PORTS

22	PCIE_C_D2R_N	PCIE_C_D2R_N SPN	MAKE_BASE=TRUE
22	PCIE_C_D2R_P	PCIE_C_D2R_P SPN	MAKE_BASE=TRUE
22	PCIE_C_R2D_C_N	PCIE_C_R2D_C_N SPN	MAKE_BASE=TRUE
22	PCIE_C_R2D_C_P	PCIE_C_R2D_C_P SPN	MAKE_BASE=TRUE
22	PCIE_D_D2R_N	PCIE_D_D2R_N SPN	MAKE_BASE=TRUE
22	PCIE_D_D2R_P	PCIE_D_D2R_P SPN	MAKE_BASE=TRUE
22	PCIE_D_R2D_C_N	PCIE_D_R2D_C_N SPN	MAKE_BASE=TRUE
22	PCIE_D_R2D_C_P	PCIE_D_R2D_C_P SPN	MAKE_BASE=TRUE
22	PCIE_E_D2R_N	PCIE_E_D2R_N SPN	MAKE_BASE=TRUE
22	PCIE_E_D2R_P	PCIE_E_D2R_P SPN	MAKE_BASE=TRUE
22	PCIE_E_R2D_C_N	PCIE_E_R2D_C_N SPN	MAKE_BASE=TRUE
22	PCIE_E_R2D_C_P	PCIE_E_R2D_C_P SPN	MAKE_BASE=TRUE
22	PCIE_F_D2R_N	PCIE_F_D2R_N SPN	MAKE_BASE=TRUE
22	PCIE_F_D2R_P	PCIE_F_D2R_P SPN	MAKE_BASE=TRUE
22	PCIE_F_R2D_C_N	PCIE_F_R2D_C_N SPN	MAKE_BASE=TRUE
22	PCIE_F_R2D_C_P	PCIE_F_R2D_C_P SPN	MAKE_BASE=TRUE

CLOCK ALIASES

NO-CONNECT UNUSED CLOCK INTERFACE PORTS

32	CK410_SRC1_N	CK410_SRC1_N SPN	MAKE_BASE=TRUE
32	CK410_SRC1_P	CK410_SRC1_P SPN	MAKE_BASE=TRUE
32	CK410_SRC3_N	CK410_SRC3_N SPN	MAKE_BASE=TRUE
32	CK410_SRC3_P	CK410_SRC3_P SPN	MAKE_BASE=TRUE
32	CK410_SRC7_N	CK410_SRC7_N SPN	MAKE_BASE=TRUE
32	CK410_SRC7_P	CK410_SRC7_P SPN	MAKE_BASE=TRUE
32	CK410_SRC_CLKREQ1_L	CK410_SRC_CLKREQ1_L SPN	MAKE_BASE=TRUE
32	CK410_SRC_CLKREQ3_L	CK410_SRC_CLKREQ3_L SPN	MAKE_BASE=TRUE

SB ALIASES

NO-CONNECT UNUSED SB INTERFACE PORTS

23	SUS_CLK_SB	SUS_CLK_SB SPN	MAKE_BASE=TRUE
----	------------	----------------	----------------

SO-DIMM ALIASES

NO-CONNECT UNUSED ADDRESS INTERFACE PORTS

28	MEM_A_A<15>	MEM_A_A15 SPN	MAKE_BASE=TRUE
28	MEM_A_A<14>	MEM_A_A14 SPN	MAKE_BASE=TRUE
29	MEM_B_A<15>	MEM_B_A15 SPN	MAKE_BASE=TRUE
29	MEM_B_A<14>	MEM_B_A14 SPN	MAKE_BASE=TRUE

Ethernet ALIASES

36	ENET_CTRL12	ENET_CTRL12 SPN	MAKE_BASE=TRUE
36	ENET_CTRL25	ENET_CTRL25 SPN	MAKE_BASE=TRUE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
860-0722	4	THERMAL STANDOFF	Z0603, Z0604, Z0605, Z0621	STANDOFF
860-0723	1	STANDOFF WIRELESS	Z0612	STANDOFF
860-0749	1	STANDOFF W/THERM HOLES, WIRELESS	Z0613	STANDOFF

SIGNAL ALIAS /RESET

SYNC_MASTER=ENET SYNC_DATE=08/19/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7173	C
SCALE	SHT	OF
NONE	6	108

D

C

B


A

D

C

B

A



CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM TCK PULL DOWN THROUGH 54.9 OHM(FOLLOW UP XDP DESIGN REFERENCE)

CPU 1 OF 2-FSB


SYNC_MASTER=MASTER SYNC_DATE=05/03/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHT	OF	108
NONE	7		



CPU 2 OF 2-PWR/GND

SYNC_MASTER=MASTER SYNC_DATE=05/03/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	108
NONE	8		

VCCA DECOUPLING
(CPU INTERNAL PLL POWER 1.5V)



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0603	138S0602	?	ALL	USE SAMSUNG AND MURATA ONLY
138S0606	138S0602	?	ALL	USE TAIYO


CPU CORE VID<> SETTINGS

EN CPU VID<6>	R0921	1	0	5% / 16W	MF-LP402	5% CPU VID R<6>
EN CPU VID<5>	R0922	1	0	5% / 16W	MF-LP402	5% CPU VID R<5>
EN CPU VID<4>	R0923	1	0	5% / 16W	MF-LP402	5% CPU VID R<4>
EN CPU VID<3>	R0924	1	0	5% / 16W	MF-LP402	5% CPU VID R<3>
EN CPU VID<2>	R0925	1	0	5% / 16W	MF-LP402	5% CPU VID R<2>
EN CPU VID<1>	R0926	1	0	5% / 16W	MF-LP402	5% CPU VID R<1>
EN CPU VID<0>	R0927	1	0	5% / 16W	MF-LP402	5% CPU VID R<0>


R0921~R0927 FOR CPU VOLTAGE MANUAL SETTING

VCCP CORE DECOUPLING
(CPU IO POWER 1.05V)


THIS 470UF FOR CPU, GMCH FSB BUS 1.05V



VCC CORE DECOUPLING
(CPU CORE POWER)



IF WE USE LOW ESL CAP, THEN WE CAN USE 20 PCS 22UF CAP



	MIN	TYP	MAX
DUAL CORE SV CPU	VCCHFM 1.1625		1.30
	VCCLFM TBD		TBD
SINGLE CORE SV CPU	VCCHFM 1.1625		1.30
	VCCLFM TBD		TBD
DUAL CORE LV CPU	VCCHFM 1.0		1.1625
	VCCLFM TBD		TBD
ULV CPU	VCCHFM TBD		TBD
	VCCLFM TBD		TBD

UNIT: V


- # ALL PROCESSOR DEFAULT VCORE FOR INITIAL POWER UP IS 1.2V
- # TWO PROCESSORS AT THE SAME FREQUENCY MAY HAVE DIFFERENT SETTING WITH THE VID RANGE (VCORE VOLTAGE)!
- # REFER TO YONAH PROCESSOR EMTS REV 1.0
- # VCCHFM: VCORE AT HIGHEST FREQUENCY MODE
- # VCCLFM: VCORE AT LOWEST FREQUENCY MODE

CPU DECAPS & VID<>

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHT	OF	REV.
NONE	9	108	



CPU MISC1-TEMP SENSOR

SYNC_MASTER=ENET SYNC_DATE=08/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	REV.
NONE	10	108	

CPU ITP700FLEX DEBUG SUPPORT



(AND WITH RESET BUTTON)


(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 945GM CHIPSET SYSTEM.
 (DEBUG PORT ACTIVE)
 (DBR#) TO ICH7M SYS_RST*, AND WITH SYSTEM RESET LOGIC
 (DEBUG PORT RESET)

ITP TCK SIGNAL LAYOUT NOTE:
 ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
 TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
 CONNECTOR'S FBO PIN.

CPU ITP700FLEX DEBUG
 SYNC_MASTER=MASTER SYNC_DATE=5/23/05

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	REV.
NONE	11	108	



NB CPU Interface

SYNC_MASTER=NB SYNC_DATE=07/25/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7173	REV. C
	SCALE NONE	SHEET 12	OF 108


LVDS Disable
 Can leave all signals NC if LVDS is not implemented
 Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used
 VCCD_LVDS must remain powered with proper decoupling.
 Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:
 Composite: DACA only
 S-Video: DACB & DACC only
 Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit
 filtering components. Unused DAC outputs should
 connect to GND through 75-ohm resistors.

TV-Out Disable
 Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail.
 Tie VCCD_TVDAC, VCCD_QTVDAC, VCCA_TVDACx, and
 VCCA_TVVBG to 1.5V power rail. Tie VSSA_TVVBG to GND.

CRT Disable
 Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie
 HSYNC and VSYNC to GND. Tie VCCA_CRTDAC to VCC Core
 rail, and tie VSSA_CRTDAC and VCC_SYNC to GND.



SDVO Alternate Function
 SDVO_TVCLKIN#
 SDVO_INT#
 SDVO_FLDSTALL#


SDVO_TVCLKIN
 SDVO_INT
 SDVO_FLDSTALL

SDVOB_RED#
 SDVOB_GREEN#
 SDVOB_BLUE#
 SDVOB_CLKN
 SDVOC_RED#
 SDVOC_GREEN#
 SDVOC_BLUE#
 SDVOC_CLKN

SDVOB_RED
 SDVOB_GREEN
 SDVOB_BLUE
 SDVOB_CLKP
 SDVOC_RED
 SDVOC_GREEN
 SDVOC_BLUE
 SDVOC_CLKP

NB PEG / Video Interfaces
 SYNC_MASTER=NB SYNC_DATE=07/25/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	REV.
NONE	13	108	



NB Misc Interfaces

SYNC_MASTER=NB SYNC_DATE=08/15/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	REV.
NONE	14	108	



NB DDR2 Interfaces

SYNC_MASTER=NB SYNC_DATE=07/25/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	108
NONE	15		



NCTF balls are Not Critical To Function
 These connections can break without impacting part performance.

NCTF

VCC

VCCAUX

VCCSM

MEM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM

VCCSM


VCCSM

VCCSM

VCCSM

VCCSM

VCCSM




NB Power 2


SYNC_MASTER=NB SYNC_DATE=07/25/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	REV.
NONE	17	108	



NB Grounds

SYNC_MASTER=NB SYNC_DATE=07/25/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	108
NONE	18		

Power Interface


These are the power signals that leave the NB "block"

- PP1V05_S0_FSB_NB 12 33 64
- PPVCORE_S0_NB 16 19 64
- PP1V05_S0_NB 19 64
- PP1V05_S0_NB_VTT 17 19 64
- PP1V5_S0_NB 19 64
- PP1V5_S0_NB_PCIE 13 64
- PP1V5_S0_NB_PLL 13 64
- PP1V5_S0_NB_TVDAC 19 64
- PP1V5_S0_NB_VCCD_HMPLL 17 64
- PP1V5_S0_NB_VCCD_LVDS 17 19 64
- PP1V5_S0_NB_VCCAUX 16 17 19 64
- PP1V8_S3_MEM_NB 14 16 28 29 61 64
- PP2V5_S0_NB_CRTDAC 19 64
- PP2V5_S0_NB_VCCSYNC 17 19 64
- PP2V5_S0_NB_VCC_TXLVDS 17 19 64
- PP2V5_S0_NB_VCCA_3GBG 17 19 64
- PP2V5_S0_NB_VCCA_LVDS 17 19 64
- PP3V3_S0_NB 14 20 64
- PP3V3_S0_NB_VCC_HV 17 19 64
- PP5V_S0_NB_TVDAC 19 64


MCH DISPLAY PLL POWER LDO




GMCH VCCA_HPLL FILTER (HOST PLL 1.5V PWR)























GMCH VCCA_MPLL FILTER (MCH MEMORY PLL 1.5V PWR)



MCH VCCA_DPLLA FILTER (MCH DISPLAY A PLL 1.5V PWR)




GMCH VCCA_DPLLB FILTER (MCH DISPLAY B PLL 1.5V PWR)



NB (GM) Decoupling
 SYNC_MASTER=NB SYNC_DATE=06/22/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHEET	OF	TOTAL
NONE	19	19	108



NB Config Straps


SYNC_MASTER=NB SYNC_DATE=06/28/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	REV.
NONE	20	108	



AC'97	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_RST#	NONE
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	REV.
NONE	21	108	



LAYOUT NOTE:
PLACE R2203 < 1/2 IN FROM SB !

NOTE: USBP[0-7]P/N HAVE INTERNAL 15K PD

LAYOUT NOTE:
PLACE R2204 < 1/2 IN FROM SB !

BOM NOTE:
NO STUFF - DEFAULT
STUFF - A16 SWAP OVERRIDE
(STRAPPED TO TOP-BLOCK SWAP MODE
IF SB INVERTS A16 FOR ALL CYCLES
(TARGETING FWB BIOS SPACE))

SB BOOT BIOS SELECT

	STRAP	GNT5# R2211	GNT4# R2210
LPC (DEFAULT)	11	UNSTUFF	UNSTUFF
PCI	10	UNSTUFF	STUFF
SPI	01	STUFF	UNSTUFF

NOTE: GNT4# HAS INT PU: ENABLED ONLY WHEN PCIRST# = 0 AND FWROK = H
GNT5# HAS INT PU (NOMINAL = 20K, SIMULATION = 15K - 35K)


SB: 2 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHT	OF	108
NONE	22		





SB: 4 OF 4



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7173	REV. C
	SCALE NONE	SHEET 25	OF 108




SB RTC Crystal Circuit



Platform Reset Connections
Unbuffered



Initial resistor values are based on CRB, but may change after characterization.



SB Misc		
SYNC_MASTER=NB	SYNC_DATE=07/26/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHT	OF	108
NONE	26		

8

7

6

5


4

3


2

1


ICH7-M SMBus Connections




SMC "0" SMBus Connections




SMC "RMT" SMBus Connections




SMC "Battery A" SMBus Connections



SMC "MLB" SMBus Connections



SMC "Battery B" SMBus Connections



PRELIMINARY

M42 SMBUS CONNECTIONS

SYNC_MASTER=ENET SYNC_DATE=08/30/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	REV.
NONE	27	108	

8

7

6


5

4


3

2

1



DDR2 Vref
One 0.1uF per connector




Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors. (See Capell Valley pg 47)

Page Notes

- Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)
- Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA
- BOM options provided by this page:
 - (NONE)

DDR2 Bypass Caps
(For return current)



The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516-0149	1	CONN,200P STD SO-DIMM OLD REV	J2801	CRITICAL	PVT-DIMM
516-0154	1	CONN,200P STD SO-DIMM NEW REV 3.5	J2801	CRITICAL	POST-RAMP-DIMM35


DDR2 SO-DIMM Connector A

SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-7173	C
	SHT	OF	
	28	108	

ADDR=0xA0 (WR) / 0xA1 (RD)



DDR2 VREF (FOR CONNECTOR B)

One 0.1uF per connector




Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors. (See Capell Valley pg 47)

Page Notes

- Power aliases required by this page:
- =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)
- Signal aliases required by this page:
- =I2C_MEM_SCL
 - =I2C_MEM_SDA
- BOM options provided by this page:
- (NONE)
- NOTE: This page does not supply VREF. The reference voltage must be provided by another page.

DDR2 Bypass Caps (For return current)



The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516-0149	1	CONN,200P STD SODIMM OLD REV	J2901	CRITICAL	PVT-DIMM
516-0154	1	CONN,200P STD SODIMM NEW REV 1.5	J2901	CRITICAL	POST-RAMP-DIMM35

DDR2 SO-DIMM Connector B

SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHT	OF	
NONE	29	108	



One cap for each side of every RPAK, one cap for every two discrete resistors
BOMOPTION shown at the top of each group applies to every part below it



LAYOUT NOTE: PLACE ONE CAP CLOSE TO EVERY TWO PULLUP RESISTORS TERMINATED TO PP0V9_S0_MEM_TERM

PRELIMINARY

Memory Active Termination

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	REV.
NONE	30	108	


Page Notes

Power aliases required by this page:
 - =PP5V_S0_MEMVTT
 - =PP1V8_S0_MEMVTT
 - =PP0V9_S0_MEMVTT_LDO

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

DDR2 Vtt Regulator




Memory Vtt Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	REV.
NONE	31	108	



NEED TO CHECK CAP VALUE

(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

(FROM ICH7 GPIO18 STPPCI*)
(FROM ICH7 GPIO20 STPCPU*)

(CPU HOST 133/167MHZ)

(GMCH HOST 133/167MHZ)

(ITP HOST 133/167MHZ)

(GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)

(GPU PCI-E 100 MHZ)

NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?
(ICH7M DMI 100 MHZ)

(FOR PCI-E CARD)

(ICH SATA 100 MHZ)
(FROM ICH7 GPIO35) (SIGNAL NAME WILL BE CHANGED POST PROTO TO REMOVE 100M FROM SIGNAL NAME)

(GMCH G_CLKIN 100 MHZ)
(FROM GMCH CLK_REQ*)

(WIRELESS PCI-E 100 MHZ)

(NOT USED)

(GIGA LAN PCI-E 100 MHZ)

(GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)

(FROM CPU VCORE PWR GOOD)

(ICH7M USB 48MHZ)
(ICH7M,SIO,LPC REF. 14.318MHZ)

FCTSEL1	FCTSELO	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0
1	1	OFF LOW	TBD	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM

* FOR EXT. GRAPHIC SYSTEM


CLOCKS

SYNC_MASTER=CLOCK SYNC_DATE=06/03/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	108
NONE	33		



NOSTUFF R3450, R3451, R3453 FOR MANUAL CPU FREQUENCY

FS_C	FS_B	FS_A	CPU
1	0	1	100M
0	0	1	133M
0	1	1	166M
0	1	0	200M

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED, M42 133MHZ

SET FCTSEL0, FCTSEL1 TO 00
EVEN THESE TWO PINS INTERNAL PULL DOWN,
CYPRESS RECOMMAND TO ADD EXTERNAL PULLS,

CLOCK TERMINATION


SYNC_MASTER=CLOCK SYNC_DATE=06/06/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHT	OF	108
NONE	34		



PATA CONNECTOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE		SHT	OF
NONE		38	108

SATA CONNECTOR

518S0390


CRITICAL
J3901
20247-019E
F-ST-20





Place L3901 near J3901

VALUE=3900PF IN REFERENCE SCHEM



CAPS TO BE SAME DISTANCE FROM SB WITHIN EACH PAIR



SYSTEM (SLEEP) LED FILTER



PLACE NEAR ICH7 PIN




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
155S0227	155S0164	?	J3901.L3902	KEEP MAG. LAYER IN BOM

SATA CONNECTOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	108
NONE	39		



8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
157S0037	157S0011	?	T4201, T4202	SEE AND CHECK TRANSFORMER

ENET_BOB_SMITH_CAP
MIN LINE WIDTH=0.6MM
MIN NECK WIDTH=0.25MM

PLACE C4211 AND C4212
ON EACH SIDE OF J4200

CROSS-OVERS ARE IN SCHEMATIC TO EASE ROUTING

OMIT
CRITICAL
J4200
RJ45
819B-3608-M280
F-RT-SM



514S0119

ETHERNET CONNECTOR
SYNC_MASTER=ENET SYNC_DATE=11/14/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514S0143	1	CONN, SP RJ-45 JACK, MIDDLE PLANE, BLACK, LF	J4200	CRITICAL	NORMAL
514S0144	1	CONN, SP RJ-45 JACK, MIDDLE PLANE, BLACK, LF	J4200	CRITICAL	FANCY

APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-7173	REV. C
SCALE NONE	SHT 42	OF 108

8 7 6 5 4 3 2 1

PAGE NOTES

INPUT
=PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
=PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
PCI_GNT3_L - PCI GRANT FROM SB
PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
PCI_RST_L - PCI RESET FROM SB
FW_PCO - FIREWIRE POWER CLASS IDENTIFIER

INPUT/OUTPUT

PCI_AD<0..31>, PCI_C_BE_L<0..3>, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L,
PCI_DEVSEL_L, PCI_STOP_L, PCI_PAR, PCI_PERR_L, PCI_SERR_L
FW_A_TPA_P/N, FW_A_TPB_P/N, FW_A_TPBIAS - PORT 0 FIREWIRE DIFF PAIRS
FW_B_TPA_P/N, FW_B_TPB_P/N, FW_B_TPBIAS - PORT 1 FIREWIRE DIFF PAIRS
FW_C_TPA_P/N, FW_C_TPB_P/N, FW_C_TPBIAS - PORT 2 FIREWIRE DIFF PAIRS

OUTPUT

PCI_REQ3_L - PCI REQUEST TO SB
PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
INT_PIRQD_L - INTERRUPT TO SB
PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)

PAGE HISTORY

5/19/2005 - FIRST REVISION OF PAGE
6/20/2005 - BGA VERSION OF FW323-06 ADDED
6/21/2005 - CHANGED INT* TO INT_PIRQD (PER ARCHITECTURAL DEFINITION)
6/21/2005 - CHANGED PCI_ID TO AD19 (PER ARCHITECTURAL DEFINITION)
6/21/2005 - CHANGED REQ/GNT TO REQ3/GNT3 (PER ARCHITECTURAL DEFINITION)
6/22/2005 - ADDED 510K PULL-DOWN ON RST* AND REMOVED CONNECTION TO PLT_RST_L
6/22/2005 - CHANGED CLK_PME DIFF PAIR NAMES TO BE RE-USE COMPLIANT
6/22/2005 - REMOVED CONSTRAINT SETS AS THEY WILL BE MANAGED ON BOARD SIDE
6/22/2005 - CHANGED CLK_PME DIFF PAIR NAMES TO BE RE-USE COMPLIANT
6/22/2005 - REMOVED C4421 - REDUNDANT
6/22/2005 - BRING OUT PCO CONNECTION TO BE CONNECTED ON PORT PAGE
7/26/2005 - CONNECTED PIN E10 TO GND

MOBILE TURNS OFF CONTROLLER POWER DURING SLEEP
0.001A DURING SLEEP

D

D

C


C

B

B

A

A



THIS IS FROM ICH-7M
PLACE R4432 VERY CLOSE TO PIN B18 OF U2100

FIREWIRE CONTROLLER
SYNC_MASTER=ENET SYNC_DATE=08/30/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns for Drawing Number (051-7173), Scale (NONE), Sheet (44), and Rev. (C). Includes Apple Computer Inc. logo.

Page Notes

INPUT:
 =PPBUS_S5_FWPWRSM - PORT POWER
 =PP3V3_S5_FW - DIGITAL POWER
 =GND_CHASSIS_FW_PORT0 - CHASSIS GROUND
 =FWPWR_PWRON - ADDITIONAL POWER CONTROL

INPUT/OUTPUT:
 FW_TP0_P/N,FW_TP0_P/N,FW_TPBAS0 - FIREWIRE DIFF PAIRS

OUTPUT:
 FW_PCO - POWER CLASS IDENTIFIER (SINGLE PORT - TIE LOW)



PAGE HISTORY

5/19/05 - INITIAL REVISION
 6/22/05 - CHANGED DIFF PAIR NAMES TO MATCH REUSE
 6/22/05 - REMOVED CONSTRAINTS BECAUSE USING ALLEGRO CONST MANAGER
 6/22/05 - CONNECTED FW_PCO FOR SINGLE PORT
 7/26/05 - UPDATED LATE-VG POWER RAIL CIRCUIT FROM M1
 7/26/05 - CHANGED CONNECTOR PORT NAMING TO PORT0
 7/26/05 - SWITCHED TO 514-0124 FOR FIRE-PROTD CONNECTOR
 7/26/05 - REMOVED R4520 - IT HASN'T BEEN STUFFED FOR MANY PRODUCTS
 7/26/05 - CHANGED FL4590 TO 1.1A VERSION
 7/26/05 - REMOVED ETHERNET LOW-POWER MODE CIRCUIT
 7/26/05 - UPDATED SIGNAL NAMES FOR FW PORT POWER ENABLE

1394b implementation based on Apple
 FireWire Design Guide (FWDG 0.6, 5/14/03)

PORT POWER CLASS

0 FOR SINGLE PORT
 1 FOR DUAL PORT



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0359	1	CONN,6P 1394A RCPT,MIDPLANE,MQ3_LF	J4500	CRITICAL	NORMAL
514-0316	1	CONN,6P 1394A RCPT,MIDPLANE,BLACK_LF	J4500	CRITICAL	FANCY

FIREWIRE PORT

SYNC_MASTER=ENET SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-7173 REV: C

SCALE: NONE SHEET: 45 OF 108

GEYSER AND DIMMO REMOTE TEMP SENSORS




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516S0482	1	ACES 88646-1071-NS	J4900	CRITICAL	NORMAL
516S0482	1	ACES 88646-1071-NS	J4900	CRITICAL	FANCY

CONNECTOR MISC
 SYNC_MASTER=ENET SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7173	REV. c
	SCALE NONE	SHEET 49	OF 108



Preiminary

IR CONTROLLER

SYNC_MASTER=ENET SYNC_DATE=11/09/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7173	REV. c
	SCALE NONE	SHEET 51	OF 108

USB 2.0 CONNECTORS




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0288	2	CONN, 4P USB RCPT, MIDPLANE, W3, LF	J5200, J5201	CRITICAL	NORMAL
514-0315	2	CONN, 4P USB RCPT, MIDPLANE, BLACK, LF	J5200, J5201	CRITICAL	FANCY

DESCRIPTION:
USB EXTERNAL CONNECTORS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHT	OF	REV.
NONE	52	108	




CONNECT TO M35 MODULE
 Plexi: 516S0363
 * Enclosure: 516S0406

AIRPORT CONN

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7173	REV. c
	SCALE NONE	SHEET 53	OF 108



Preiminary

BLUETOOTH INTERFACE


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	108
NONE	54		



SMC

SYNC_MASTER=SMC SYNC_DATE=08/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHT	OF	108
NONE	58		

SMC Reset Button / Brownout Detect




THESE NEED TO BE PULLED TO THE PROPER RAIL:




SMC 1.05V to 3.3V Level Shifting



Debug Power Button SMC Crystal Circuit




SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1278	353S1381	?	VR5965	TI REF3133


SMC 3.3V to 1.05V Level Shifting



SMC G3HOT OSCILLATOR




System (Sleep) LED Circuit



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480114	1	84.5, 18, 1/16W, MF-LF, 402	R5950	NORMAL
11480126	1	115, 18, 1/16W, MF-LF, 402	R5950	FANCY

SMC SUPPORT
 SYNC_MASTER=SMC SYNC_DATE=08/23/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHT	OF	108
NONE	59		



LPC+ Debug Connector


SYNC_MASTER=NB SYNC_DATE=06/30/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7173	REV. c
	SCALE NONE	SHT 60	OF 108



PROCESSOR DCIN VOLTAGE SENSE

CPU CURRENT SENSE

CPU VOLTAGE SENSE

Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits

PLACE RC FILTER CLOSE TO SMC


PLACE RC FILTER CLOSE TO SMC

PLACE C6150 NEAR U5800

CPU Current & Voltage Sense
 SYNC_MASTER=EMBT SYNC_DATE=08/30/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	REV.
NONE	61	108	

DIMM0 TEMPERATURE ZONE



NOTE: REPLACE J6250 AND J6251 FROM 518S0332 TO 518S0452
 AFTER THIS CHANGE, THE SCHEAMTIC DOES NOT MATCH THE PCB ON THESE TWO LOCATIONS.


DIMM1 TEMPERATURE ZONE



NOTE: REPLACE J6250 AND J6251 FROM 518S0332 TO 518S0452
 AFTER THIS CHANGE, THE SCHEAMTIC DOES NOT MATCH THE PCB ON THESE TWO LOCATIONS.

TEMPERATURE SENSE	
SYNC_MASTER=ENET	SYNC_DATE=11/09/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHT	OF	REV.
NONE	62	108	




R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEKOA(LAN CHIP)

R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M
 R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM

Preliminary

SPI BOOTROM
 SYNC_MASTER=MASTER SYNC_DATE=5/23/05
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7173	REV. c
	SCALE NONE	SHT 63	OF 108



Preliminary


Fan

SYNC_MASTER=ENET SYNC_DATE=11/10/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	
NONE	65	108	


PAGE NOTES

INPUT
 =PP3V3_S3_SMS - 3.3V POWER FOR SMS (STAYS ALIVE IN SLEEP)
 SMS_ONOFF_L - CONNECT TO SMC TO BE ABLE TO PUT SMS INTO LOW-POWER MODE

OUTPUT
 SMS_ACC_*_AXIS - ACCELEROMETER OUTPUT TO SCU

PAGE HISTORY

5/19/2005 - FIRST REVISION OF PAGE
 7/26/2005 - REMOVED BOM TABLE AND UPDATED SYMBOL TO KXM52-2050
 7/26/2005 - CONNECTED PD PIN TO SMC'S SMS_ONOFF_L
 7/26/2005 -



SMC_ACC_SELFTEST-->is a test signal
 0 -->Normal operation
 1 -->Self test

SMS


SYNC_MASTER=SMC SYNC_DATE=08/23/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	REV.
NONE	66	108	




TPM
 SYNC_MASTER=SMC SYNC_DATE=07/18/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	REV.
NONE	67	108	

AUDIO CODEC

APPLE P/N 353S1458



STUFFING OPTIONS FOR ALC882 CODEC



USING DC OFFSET SCREENED PART AS PRIMARY OPTION

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
353S1345	353S1458	?	U6800	DC OFFSET SCREEN PRTS

4.5V POWER SUPPLY FOR CODEC

AUDIO: CODEC

SYNC_MASTER=M42AUDIO SYNC_DATE=08/05/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	108
NONE	68		


SATELLITE & SUB TWEETER AMPLIFIER APN:353S1595

SATELLITE 442 Hz < FC < 736 Hz
 SUB 169 Hz < FC < 282 Hz

SPEAKER OUTPUT EMI FILTERS

D
C
B
A

D
C
B
A



AUDIO: SPEAKER AMP
 SYNC_MASTER=M42AUDIO SYNC_DATE=08/05/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHT	OF	REV.
NONE	72	108	

AUDIO JACK 1: LO/HP CONNECTOR, SPDIF TX






MIC CONNECTOR
APN:514S0392

SPEAKER CONNECTOR
APN:518S0332

AUDIO SHIELD FILL

MIC EMI FILTER


AUDIO JACK 2: LINE IN CONNECTOR, SPDIF RX



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0290	1	CONN, 3.5MM COMBO AUDIO OUT, RA, MG3, LF	J7300	CRITICAL	NORMAL
514-0291	1	CONN, 3.5MM COMBO AUDIO IN, RA, MG3, LF	J7350	CRITICAL	NORMAL
514-0317	1	CONN, 3.5MM COMBO AUDIO OUT, RA, BLACK, LF	J7300	CRITICAL	FANCY
514-0318	1	CONN, 3.5MM COMBO AUDIO IN, RA, BLACK, LF	J7350	CRITICAL	FANCY

AUDIO: JACK
 SYNC_MASTER=M42AUDIO SYNC_DATE=08/05/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.
 SCALE: NONE SHEET: 73 OF 108
 DRAWING NUMBER: 051-7173
 REV: C



CODEC PORT ASSIGNMENTS

- PORT A : HEADPHONE/LINE OUT
- PORT B : MICROPHONE ON BOTH CH (ADC 0)
- PORT C : SPEAKER AMP
- PORT D : UNUSED
- PORT E : SW USES TO TRIGGER DIGITAL OUT
- PORT F : LINE IN (ADC 1)
- CD INPUT : UNUSED

HP/LO DE-POP SWITCH APN: 353S1459

AUDIO: JACK TRANSLATORS

SYNC_MASTER=M42AUDIO SYNC_DATE=08/05/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHT	OF	REV.
NONE	74	108	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
128S0093	128S0092	?	C7501_C7508	RENET T520V3300016AT0457650
128S0093	128S0092	?	C7509_C7517	RENET T520V3300016AT0457650

DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	0	0	1-Phase DCM



Note 1: C7532, C7533 = 27.4 Ohm For Validating CPU Only.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1465	1	ISL6262	U7500		M42
353S1461	1	ISL9504	U7500		M42A

IMVP6 CPU VCore Regulator

Pin Name	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_PHASE1	1.5 MM	0.25 MM
IMVP6_BOOT1	0.25 MM	0.25 MM
IMVP6_UGATE1	1.5 MM	0.25 MM
IMVP6_LGATE1	1.5 MM	0.25 MM
IMVP6_ISEN1	0.25 MM	0.25 MM
IMVP6_FET_RC1	0.25 MM	0.25 MM
IMVP6_VSUM_R1	0.25 MM	0.25 MM
IMVP6_VO_R1	0.25 MM	0.25 MM
IMVP6_PHASE2	1.5 MM	0.25 MM
IMVP6_BOOT2	0.25 MM	0.25 MM
IMVP6_UGATE2	1.5 MM	0.25 MM
IMVP6_LGATE2	1.5 MM	0.25 MM
IMVP6_ISEN2	0.25 MM	0.25 MM
IMVP6_FET_RC2	0.25 MM	0.25 MM
IMVP6_VSUM_R2	0.25 MM	0.25 MM
IMVP6_VO_R2	0.25 MM	0.25 MM

Pin Name	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_OCSET	0.25 MM	0.20 MM
CPU_VID_R<0..6>	0.25 MM	0.20 MM
IMVP6_VSUM	0.25 MM	0.20 MM
GND_IMVP6_SGND	0.50 MM	0.20 MM
IMVP6_VO	0.25 MM	0.20 MM
IMVP6_DROOP	0.25 MM	0.20 MM
IMVP6_DFB	0.25 MM	0.20 MM
IMVP6_SOFT	0.25 MM	0.20 MM
IMVP6_RBIAS	0.25 MM	0.20 MM
IMVP6_VDIFF	0.25 MM	0.20 MM
IMVP6_FB2	0.25 MM	0.20 MM
IMVP6_FB	0.25 MM	0.20 MM
IMVP6_COMP	0.25 MM	0.20 MM
IMVP6_VW	0.25 MM	0.25 MM
CPU_VCCSENSE_P	0.25 MM	0.25 MM
CPU_VCCSENSE_N	0.25 MM	0.25 MM
IMVP6_RTIN	0.25 MM	0.25 MM
IMVP6_VSEN	0.25 MM	0.25 MM

IMVP6 CPU VCore Regulator

SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHT	OF	108
NONE	75		

5V / 3.3V POWER SUPPLY



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
152S0133	1	4.7UH, +/-20%, 40mOHM, 3mm	L7620	3V3_IND_3MM
152S0365	1	4.7UH, +/-20%, 40mOHM, 2.8mm	L7620	3V3_IND_2MM8
376S0445	4	FAIRCHILD FDM6296	Q7620, Q7621, Q7660, Q7661	FET_FDM6296

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7680, C7640	RENET VS20V330M16ATE0487650
376S0448	376S0445	?	Q7620, Q7621	VISHAY SI7806ADN
376S0448	376S0445	?	Q7660, Q7661	VISHAY SI7806ADN

5V / 3.3V Power Supply

SYNC_MASTER=POWER SYNC_DATE=07/13/2005



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHT	OF	108
NONE	76		

YUKON POWER CONTROL


2.5V REGULATORS



1.2V REGULATOR

NAME	PM_SLP_S4_L	FWPWR_EN_L	PM_SLP_S3BATT	ENETPWR_EN
LOGIC	S3 S0	~S0 ~SMC_PS_ON		POWER YUKON
S3 ON BATTERY	TRUE (3.3V)	TRUE (PBUS 12.6V)	TRUE (PBUS 12.6V)	FALSE (0V)
S0 OR S3 ON AC	TRUE (3.3V)	FALSE (0V)	FALSE (0V)	TRUE (3.3V)
S5 ON AC	FALSE (0V)	TRUE (PBUS 12.6V)	TRUE (PBUS 12.6V)	FALSE (0V)
S5 ON BATT	FALSE (0V)	FALSE (0V)	TRUE (PBUS 12.6V)	FALSE (0V)


NOTE: IF CHANGE TO STUFFING R7753 THEN ENETPWR_EN IS BUFFERED PM_SLP_S4_L



2.5V/1.2V Regulator
 SYNC_MASTER=ENET SYNC_DATE=12/06/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	REV.
NONE	77	108	

1.8V POWER SUPPLY



$$V_{out} = 0.6V * (1 + R_a / R_b)$$

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7830	ERRY 7520V330M16AT00457450

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0094	128S0060	?	C7842, C7843	PANASONIC KEPSX0D331ER
128S0095	128S0060	?	C7842, C7843	PANASONIC KEPSX0D331EK

1.8V Supply

SYNC_MASTER=POWER SYNC_DATE=07/13/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	c
SCALE	SHT	OF	108
NONE	78		

1.5V/1.05V POWER SUPPLY



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7980, C7940	EXHIBIT 7520V33H001A480457450
128S0094	128S0060	?	C7952, C7992	PANASONIC EPEXK003311E
128S0095	128S0060	?	C7952, C7992	PANASONIC EPEXK003311E

1.5V / 1.05V Power Supply
 SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SCALE	SHT	OF	REV.
	NONE	79	108	C

POWER CONTROL SIGNALS



These rails are monitored by LTC2908

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

5V/3.3V S5 RUN/SS CONTROL




1.5V/1.05V S0 RUN/SS CONTROL




3.425V "G3Hot" SUPPLY

Supply needs to guarantee 3.3V delivered to SMC VRef generator



$$V_{out} = 1.25V * (1 + R_a / R_b)$$

ALL SYSTEM PWRGD CIRCUIT



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
376S0445	2	FAIRCHILD FDM6296	Q8005, Q8015	FET_FDM6296


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0448	376S0445	?	D8005, Q8015	VISHAY SI7806ADN

S3/S0 FETS, G3H SUPPLY

SYNC_MASTER=ENET SYNC_DATE=08/30/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D	DRAWING NUMBER: 051-7173	REV.: C
	SCALE: NONE	SHEET: 80	OF: 108



Power Conn / Alias

SYNC_MASTER=ENET SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7173	REV. C
	SCALE NONE	SHEET 81	OF 108

DC-JACK INTERFACE

8 7 6 5 4 3 2 1

D

D



INRUSH LIMITER


ACIN DETECTION

OVP

BATTERY INTERFACE

B

B



LID HALL EFFECT SENSOR

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHT	OF	REV.
NONE	82	108	

8 7 6 5 4 3 2 1

A

A

PBUS SUPPLY / BATTERY CHARGER



CHLIM circuit (R8362, R8363, C8328) subject to change pending M1 resolution (100mV offset, radar 4221420)


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
128S0093	128S0092	?	C8308, C8310	KEMET T50V33M018AT040457650
376S0466	376S0410	?	Q8300, Q8320	VISHAY SI4413ADY
376S0466	376S0410	?	Q8321	VISHAY SI4413ADY

PBUS Supply/Battery Charger

SYNC_MASTER=SMC SYNC_DATE=08/19/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7173	REV. C
	SCALE NONE	SHEET 83	OF 108




INVERTER CONNECTOR

LCD + CAMERA CONNECTOR

INVERTER, LVDS, TMDs
 SYNC_MASTER=GRAPHIC SYNC_DATE=06/06/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7173	REV. C
	SCALE NONE	SHEET 94	OF 108



EXTERNAL TMDs
 SYNC_MASTER=GRAPHIC SYNC_DATE=06/06/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7173	REV. C
	SCALE NONE	SHEET 95	OF 108

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
15580227	15580164	?	REF: 15580164	KEEP MAG LAYER IN BOX

Video Connectors

EXTERNAL VIDEO (VGA) INTERFACE


TMDS(MINI DVI) INTERFACE

Isolation required for DVI power switch


PLACE THE RESISTOR CLOSE TO GMCH AND THE CAP NEAR CONNECTOR

PLACE THE RESISTOR CLOSE TO GMCH AND THE CAP NEAR THE CONNECTOR


A 255 OHM 1% RESISTOR IS REQUIRED BETWEEN CRT_IREF AND GROUND




TV REFERENCE CURRENT, USES AN EXTERNAL RESISTOR OF 5K OHM 1% TO SET INTERNAL VOLTAGE LEVELS





PLACE THE RESISTOR CLOSE TO GMCH



PLACE THE RESISTOR CLOSE TO GMCH



PLACE THE RESISTOR CLOSE TO GMCH



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0292	1	CONN, 32P MINI-DVI RCP7, RA, M3, LF	J9801	CRITICAL	NORMAL
514-0319	1	CONN, 32P MINI-DVI RCP7, RA, BLACK, LF	J9801	CRITICAL	FANCY

MINI-DVI CONNECTOR
 SYNC_MASTER=EUGENE SYNC_DATE=05/21/05
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7173	C
SCALE	SHT	OF	108
NONE	98		

8	7	6	5	4	3	2	1
<p>Title: Basenet Report Design: m42a Date: Aug 5 16:01:17 2006</p> <p>Base nets and synonyms for m42a_lib.M42A(m42a_lib.m42a(sch.1))</p> <p>Base Signal Synonyms Location((Zone) dir))</p> <p>lv2_FB lv2_FB - @m42a_lib.M42A 62A3 lv0550_BG lv0550_BG - @m42a_lib.M42A 62B4 lv0550_BOOST lv0550_BOOST - @m42a_lib.M42A 62B4 lv0550_BOOST_RC lv0550_BOOST_RC - @m42a_lib.M42A 62C3 lv0550_COMP lv0550_COMP - @m42a_lib.M42A 5D7 lv0550_FSET lv0550_FSET - @m42a_lib.M42A 5D7 lv0550_ITH lv0550_ITH - @m42a_lib.M42A 62B4 lv0550_ITH_RC lv0550_ITH_RC - @m42a_lib.M42A 62B3 lv0550_RUNSS lv0550_RUNSS - @m42a_lib.M42A 62B4 63B7 lv0550_SNS_N lv0550_SNS_N - @m42a_lib.M42A 62C3 lv0550_SNS_P lv0550_SNS_P - @m42a_lib.M42A 62B4 lv0550_SW lv0550_SW - @m42a_lib.M42A 62C4 lv0550_TG lv0550_TG - @m42a_lib.M42A 62C4 lv0550_VOSSNS lv0550_VOSSNS - @m42a_lib.M42A 62B4 lv5S0_BG lv5S0_BG - @m42a_lib.M42A 62B5 lv5S0_BOOST lv5S0_BOOST - @m42a_lib.M42A 62B5 lv5S0_BOOST_RC lv5S0_BOOST_RC - @m42a_lib.M42A 62C6 lv5S0_ITH lv5S0_ITH - @m42a_lib.M42A 62B5 lv5S0_ITH_RC lv5S0_ITH_RC - @m42a_lib.M42A 62B5 lv5S0_RUNSS lv5S0_RUNSS - @m42a_lib.M42A 5D7 62B5 63B7 lv5S0_SNS_N lv5S0_SNS_N - @m42a_lib.M42A 62C6 lv5S0_SNS_P lv5S0_SNS_P - @m42a_lib.M42A 62B5 lv5S0_SW lv5S0_SW - @m42a_lib.M42A 62B5 lv5S0_TG lv5S0_TG - @m42a_lib.M42A 62C5 lv5S0_VOSSNS lv5S0_VOSSNS - @m42a_lib.M42A 62B5 lv8S3_BOOT lv8S3_BOOT - @m42a_lib.M42A 61B5 lv8S3_BOOT_RC lv8S3_BOOT_RC - @m42a_lib.M42A 61C4 lv8S3_COMP lv8S3_COMP - @m42a_lib.M42A 5D7 61B6 lv8S3_COMP_R lv8S3_COMP_R - @m42a_lib.M42A 61B6 lv8S3_FCPC lv8S3_FCPC - @m42a_lib.M42A 61B6 lv8S3_FSET lv8S3_FSET - @m42a_lib.M42A 5D7 61C6 lv8S3_ISEN lv8S3_ISEN - @m42a_lib.M42A 61B5 lv8S3_LG lv8S3_LG - @m42a_lib.M42A 61B5 lv8S3_PHASE lv8S3_PHASE - @m42a_lib.M42A 61B5 lv8S3_UG lv8S3_UG - @m42a_lib.M42A 61C5 lv8S3_VCC lv8S3_VCC - @m42a_lib.M42A 61C6 lv5V0550_FCB lv5V0550_FCB - @m42a_lib.M42A 62A3 62B5 lv5V0550_FSEL lv5V0550_FSEL - @m42a_lib.M42A 62A2 62B4 lv5V0550_FPOOD lv5V0550_FPOOD - @m42a_lib.M42A 62A1 63C2 lv5S0_BP lv5S0_BP - @m42a_lib.M42A 60C3 lv5S3_BP lv5S3_BP - @m42a_lib.M42A 60C3 lv3V3S5_BG lv3V3S5_BG - @m42a_lib.M42A 59B5 lv3V3S5_BOOST lv3V3S5_BOOST - @m42a_lib.M42A 59B5 lv3V3S5_BOOST_RC lv3V3S5_BOOST_RC - @m42a_lib.M42A 59C6 lv3V3S5_COMP lv3V3S5_COMP - @m42a_lib.M42A 5D7 lv3V3S5_FSET lv3V3S5_FSET - @m42a_lib.M42A 5D7 lv3V3S5_ITH lv3V3S5_ITH - @m42a_lib.M42A 59B5 lv3V3S5_IITH_RC lv3V3S5_IITH_RC - @m42a_lib.M42A 59B5 lv3V3S5_RUNSS lv3V3S5_RUNSS - @m42a_lib.M42A 59B5 63C7 lv3V3S5_SNS_N lv3V3S5_SNS_N - @m42a_lib.M42A 59C6 lv3V3S5_SNS_P lv3V3S5_SNS_P - @m42a_lib.M42A 59C6 lv3V3S5_SW lv3V3S5_SW - @m42a_lib.M42A 59B5 lv3V3S5_TG lv3V3S5_TG - @m42a_lib.M42A 59C5 lv3V3S5_VOSSNS lv3V3S5_VOSSNS - @m42a_lib.M42A 59B5 lv3V3S5_FCB lv3V3S5_FCB - @m42a_lib.M42A 59A3 59B5 lv3V3S5_FSEL lv3V3S5_FSEL - @m42a_lib.M42A 59A2 59B4 lv5S5_BG lv5S5_BG - @m42a_lib.M42A 59B4 lv5S5_BOOST lv5S5_BOOST - @m42a_lib.M42A 59B4 lv5S5_BOOST_RC lv5S5_BOOST_RC - @m42a_lib.M42A 59C3 lv5S5_ITH lv5S5_ITH - @m42a_lib.M42A 59B4 lv5S5_ITH_RC lv5S5_ITH_RC - @m42a_lib.M42A 59B3 lv5S5_RUNSS lv5S5_RUNSS - @m42a_lib.M42A 5D7 59B4 63C7 lv5S5_SNS_N lv5S5_SNS_N - @m42a_lib.M42A 59C3 lv5S5_SNS_P lv5S5_SNS_P - @m42a_lib.M42A 59C3 lv5S5_SW lv5S5_SW - @m42a_lib.M42A 59B4 lv5S5_TG lv5S5_TG - @m42a_lib.M42A 59C4 lv5S5_VOSSNS lv5S5_VOSSNS - @m42a_lib.M42A 59B4 lv_REG_IN lv_REG_IN - @m42a_lib.M42A 54A5 EXTUSB_OC_L EXTUSB_OC_L - @m42a_lib.M42A 6C2 42C8 USB_C_OC_L USB_C_OC_L - @m42a_lib.M42A 6C1 22C4 22D8 EXTUSB_OC_L EXTUSB_OC_L - @m42a_lib.M42A 6C2 FWPWR_PWRON FWPWR_PWRON - @m42a_lib.M42A 6D2 39C6 NC_FWPWR_PWRON NC_FWPWR_PWRON - @m42a_lib.M42A 6D1 GND_BATT_CHGND GND_BATT_CHGND - @m42a_lib.M42A 6D8 65A6 65A6 GND_CHASSIS_AUDIO_JACK GND_CHASSIS_AUDIO_JACK - @m42a_lib.M42A 6D8 56B8 GND_CHASSIS_AUDIO_MIC GND_CHASSIS_AUDIO_MIC - @m42a_lib.M42A 6D8 57A6 GND_CHASSIS_DIPDIMM_LEFT GND_CHASSIS_DIPDIMM_LEFT - @m42a_lib.M42A 6D8 28A5 GND_CHASSIS_DIPDIMM_RIGHT GND_CHASSIS_DIPDIMM_RIGHT - @m42a_lib.M42A 6C7 6D7 GND_CHASSIS_IO GND_CHASSIS_IO - @m42a_lib.M42A 6C8 42A2 42A4 42C2 42C4 GND_CHASSIS_USB GND_CHASSIS_USB - @m42a_lib.M42A 6C8 39A1 GND_CHASSIS_FW_DOWN GND_CHASSIS_FW_DOWN - @m42a_lib.M42A 6C7 6D7 GND_CHASSIS_USB GND_CHASSIS_USB - @m42a_lib.M42A 6C8 42A2 42A4 42C2 42C4 GND_CHASSIS_FW_DOWN GND_CHASSIS_FW_DOWN - @m42a_lib.M42A 6C8 39A1 GND_CHASSIS_DIPDIMM_LEFT GND_CHASSIS_DIPDIMM_LEFT - @m42a_lib.M42A 6D8 28A5 GND_CHASSIS_AUDIO_SPKRCONN GND_CHASSIS_AUDIO_SPKRCONN - @m42a_lib.M42A 6D8 GND_CHASSIS_AUDIO_SHIELD3 GND_CHASSIS_AUDIO_SHIELD3 - @m42a_lib.M42A 6D8 GND_CHASSIS_AUDIO_SHIELD2 GND_CHASSIS_AUDIO_SHIELD2 - @m42a_lib.M42A 6D8 GND_CHASSIS_AUDIO_SHIELD1 GND_CHASSIS_AUDIO_SHIELD1 - @m42a_lib.M42A 6D8 GND_CHASSIS_AUDIO_MIC GND_CHASSIS_AUDIO_MIC - @m42a_lib.M42A 6D8 57A6 GND_CHASSIS_AUDIO_JACK GND_CHASSIS_AUDIO_JACK - @m42a_lib.M42A 6D8 56B8 GND_CHASSIS_DIPDIMM_CENTER GND_CHASSIS_DIPDIMM_CENTER - @m42a_lib.M42A 6B8 28D5 29A5 GND_CHASSIS_DIPDIMM_LEFT GND_CHASSIS_DIPDIMM_LEFT - @m42a_lib.M42A 6B7 GND_CHASSIS_DIPDIMM_RIGHT GND_CHASSIS_DIPDIMM_RIGHT - @m42a_lib.M42A 6B8 29D4 GND_CHASSIS_RIGHT GND_CHASSIS_RIGHT - @m42a_lib.M42A 6B7 GND_CHASSIS_FW_UPPER GND_CHASSIS_FW_UPPER - @m42a_lib.M42A 6A6 39A1 GND_CHASSIS_TMS_DOWN GND_CHASSIS_TMS_DOWN - @m42a_lib.M42A 6A6 69A3 GND_CHASSIS_IO1 GND_CHASSIS_IO1 - @m42a_lib.M42A 6A5 GND_CHASSIS_TMS_DOWN GND_CHASSIS_TMS_DOWN - @m42a_lib.M42A 6A6 69A3 GND_CHASSIS_LVDS GND_CHASSIS_LVDS - @m42a_lib.M42A 6C8 67A2 67B2</p>	<p>GND_CHASSIS_RJ45 GND_CHASSIS_SATA - @m42a_lib.M42A 6C7 35C8 GND_CHASSIS_RJ45 GND_CHASSIS_RJ45 - @m42a_lib.M42A 6C8 37A4 GND_CHASSIS_TMS_UPPER GND_CHASSIS_TMS_UPPER - @m42a_lib.M42A 6C8 69A4 69C3 GND_CHASSIS_DCIN GND_CHASSIS_DCIN - @m42a_lib.M42A 6C7 GND_DCIN_CHGND GND_DCIN_CHGND - @m42a_lib.M42A 6C8 65C8 GND_CHASSIS_DCIN GND_CHASSIS_DCIN - @m42a_lib.M42A 6C7 GND_DCIN_CHGND GND_DCIN_CHGND - @m42a_lib.M42A 6C8 65C8 GND_CHASSIS_TMS_UPPER GND_CHASSIS_TMS_UPPER - @m42a_lib.M42A 6C8 69A4 69C3 P1V2S0_EN P1V2S0_EN - @m42a_lib.M42A 63B5 PM_SLP_S3_LS12V6_L PM_SLP_S3_LS12V6_L - @m42a_lib.M42A 63B6 P3V3S0_EN P3V3S0_EN - @m42a_lib.M42A 63B5 P5V50_EN P5V50_EN - @m42a_lib.M42A 63C5 PM_SLP_S3_LS12V6_L PM_SLP_S3_LS12V6_L - @m42a_lib.M42A 63B6 P1V8S0_EN_L P1V8S0_EN_L - @m42a_lib.M42A 63A5 PM_SLP_S3_LS5V PM_SLP_S3_LS5V - @m42a_lib.M42A 63A6 P3V3S3_EN_L P3V3S3_EN_L - @m42a_lib.M42A 63C5 PM_SLP_S4_LS5V PM_SLP_S4_LS5V - @m42a_lib.M42A 42B8 63D6 P5V53_EN_L P5V53_EN_L - @m42a_lib.M42A 63D5 PM_SLP_S4_LS5V PM_SLP_S4_LS5V - @m42a_lib.M42A 42B8 63D6 P1V05_S0_FSB_NB P1V05_S0_FSB_NB - @m42a_lib.M42A 12A7 12B7 12C2 19D7 33B8 33C7 33C8 64D6 P1V05_S0_NB P1V05_S0_NB - @m42a_lib.M42A 19D1 19D7 64C6 P1V05_S0_CPU_NB P1V05_S0_CPU_NB - @m42a_lib.M42A 62A6 64D8 P1V05_S0_NB_VTT P1V05_S0_NB_VTT - @m42a_lib.M42A 17D3 19B5 19D7 64C6 P1V05_S0_CPU P1V05_S0_CPU - @m42a_lib.M42A 7B5 7B6 7D5 7D5 8C7 9C8 11B3 11C5 64D6 PPVCORE_S0_NB PPVCORE_S0_NB - @m42a_lib.M42A 16C8 16D3 19C8 19D7 64D6 P1V05_S0_CPU_NB P1V05_S0_CPU_NB - @m42a_lib.M42A 62C7 64A6 PPVCORE_S0_NB PPVCORE_S0_NB - @m42a_lib.M42A 16C8 16D3 19C8 19D7 64D6 P1V05_S0_NB_VTT P1V05_S0_NB_VTT - @m42a_lib.M42A 17D3 19B5 19D7 64C6 P1V05_S0_NB P1V05_S0_NB - @m42a_lib.M42A 19D1 19D7 64C6 P1V05_S0_CPU_NB P1V05_S0_CPU_NB - @m42a_lib.M42A 62A6 64D8 P1V05_S0_CPU P1V05_S0_CPU - @m42a_lib.M42A 7B5 7B6 7D5 7D5 8C7 9C8 11B3 11C5 64D6 P1V05_S0_REG P1V05_S0_REG - @m42a_lib.M42A 5B2 62B1 64D8 P1V05_S0_CPU_NB_SENSE P1V05_S0_CPU_NB_SENSE - @m42a_lib.M42A 62A8 64D6 P1V05_S0_SB_CPU_IO P1V05_S0_SB_CPU_IO - @m42a_lib.M42A 21C1 21C1 24C3 25C4 64D6 PPVCORE_S0_SB PPVCORE_S0_SB - @m42a_lib.M42A 24D3 25D3 64D6 P1V05_S0 P1V05_S0 - @m42a_lib.M42A 5B2 64D7 PPVCORE_S0_SB PPVCORE_S0_SB - @m42a_lib.M42A 24D3 25D3 64D6 P1V05_S0_SB_CPU_IO P1V05_S0_SB_CPU_IO - @m42a_lib.M42A 21C1 21C1 24C3 25C4 64D6 P1V05_S0_CPU_NB_SENSE P1V05_S0_CPU_NB_SENSE - @m42a_lib.M42A 62A8 64D6 P1V5_S0_NB P1V5_S0_NB - @m42a_lib.M42A 19C1 19D7 64C6 P1V5_S0_NB_PCIE P1V5_S0_NB_PCIE - @m42a_lib.M42A 13D2 19D7 64C6 P1V5_S0_AIRPORT P1V5_S0_AIRPORT - @m42a_lib.M42A 43D3 64C6 P1V5_S0_SB_VCCSATAPLL P1V5_S0_SB_VCCSATAPLL - @m42a_lib.M42A 24B5 25D6 64C6 P1V5_S0_SB_VCC1_5_A_ATX P1V5_S0_SB_VCC1_5_A_ATX - @m42a_lib.M42A 24A5 25C6 64C6 P1V5_S0_SB_VCCSATAPLL P1V5_S0_SB_VCCSATAPLL - @m42a_lib.M42A 24A5 25B6 64C6 P1V5_S0_TMS P1V5_S0_TMS - @m42a_lib.M42A 24A5 25C6 64C6 P1V5_S0_SB_VCC1_5_USB_CORE P1V5_S0_SB_VCC1_5_USB_CORE - @m42a_lib.M42A 24A3 25B2 64C6 P1V5_S0_TMS P1V5_S0_TMS - @m42a_lib.M42A 58D8 64A6 P1V5_S0_NB_VCC_HV P1V5_S0_NB_VCC_HV - @m42a_lib.M42A 17C6 19B7 19C7 64B6 P1V5_S0_FET P1V5_S0_FET - @m42a_lib.M42A 63C3 64B8 P3V3_S0 - @m42a_lib.M42A 5A2 64B7 PPSPD_S0_MEM PPSPD_S0_MEM - @m42a_lib.M42A 28A7 29A3 29A7 64A6 P3V3_S0_TPM P3V3_S0_TPM - @m42a_lib.M42A 53D4 64A6 P3V3_S0_AUDIO P3V3_S0_AUDIO - @m42a_lib.M42A 54A6 54D7 56D8 57B5 64A6 P3V3_S0_TMS P3V3_S0_TMS - @m42a_lib.M42A 64A6 68B1 68B2 68C8 68C8 68D8 68D8 69B7 69D1 69D5 P3V3_S0_TMS_SNR P3V3_S0_TMS_SNR - @m42a_lib.M42A 5D4 49B3 49D3 64A6 P3V3_S0_TMS P3V3_S0_TMS - @m42a_lib.M42A 58D8 64A6 P3V3_S0_NB_VCC_HV P3V3_S0_NB_VCC_HV - @m42a_lib.M42A 17C6 19B7 19C7 64B6 P3V3_S0_FET P3V3_S0_FET - @m42a_lib.M42A 63C3 64B8 P3V3_S0 - @m42a_lib.M42A 5A2 64B7 PPSPD_S0_MEM PPSPD_S0_MEM - @m42a_lib.M42A 28A7 29A3 29A7 64A6 P3V3_S0_TPM P3V3_S0_TPM - @m42a_lib.M42A 53D4 64A6 P3V3_S0_AUDIO P3V3_S0_AUDIO - @m42a_lib.M42A 54A6 54D7 56D8 57B5 64A6 P3V3_S0_TMS P3V3_S0_TMS - @m42a_lib.M42A 64A6 68B1 68B2 68C8 68C8 68D8 68D8 69B7 69D1 69D5 P3V3_S0_TMS_SNR P3V3_S0_TMS_SNR - @m42a_lib.M42A 5D4 49B3 49D3 64A6 P3V3_S0_SMC_LS P3V3_S0_SMC_LS - @m42a_lib.M42A 46D3 64C3 64B6 P3V3_S0_SMBUS_SMC_MLB P3V3_S0_SMBUS_SMC_MLB - @m42a_lib.M42A 27C5 64A6 P3V3_S0_NB_VCC1_5_A_PATA P3V3_S0_NB_VCC1_5_A_PATA - @m42a_lib.M42A 24A5 25C6 64A6 P3V3_S0_FET P3V3_S0_FET - @m42a_lib.M42A 63C3 64B8 P3V3_S0 - @m42a_lib.M42A 5A2 64B7 PPSPD_S0_MEM PPSPD_S0_MEM - @m42a_lib.M42A 28A7 29A3 29A7 64A6 P3V3_S0_TPM P3V3_S0_TPM - @m42a_lib.M42A 53D4 64A6 P3V3_S0_AUDIO P3V3_S0_AUDIO - @m42a_lib.M42A 54A6 54D7 56D8 57B5 64A6 P3V3_S0_TMS P3V3_S0_TMS - @m42a_lib.M42A 64A6 68B1 68B2 68C8 68C8 68D8 68D8 69B7 69D1 69D5 P3V3_S0_TMS_SNR P3V3_S0_TMS_SNR - @m42a_lib.M42A 5D4 49B3 49D3 64A6 P3V3_S0_SMC_LS P3V3_S0_SMC_LS - @m42a_lib.M42A 46D3 64C3 64B6 P3V3_S0_SMBUS_SMC_MLB P3V3_S0_SMBUS_SMC_MLB - @m42a_lib.M42A 27C5 64A6 P3V3_S0_NB_VCC1_5_A_PATA P3V3_S0_NB_VCC1_5_A_PATA - @m42a_lib.M42A 24A5 25C6 64A6 P3V3_S0_FET P3V3_S0_FET - @m42a_lib.M42A 63C3 64B8 P3V3_S0 - @m42a_lib.M42A 5A2 64B7 PPSPD_S0_MEM PPSPD_S0_MEM - @m42a_lib.M42A 28A7 29A3 29A7 64A6 P3V3_S0_TPM P3V3_S0_TPM - @m42a_lib.M42A 53D4 64A6 P3V3_S0_AUDIO P3V3_S0_AUDIO - @m42a_lib.M42A 54A6 54D7 56D8 57B5 64A6 P3V3_S0_TMS P3V3_S0_TMS - @m42a_lib.M42A 64A6 68B1 68B2 68C8 68C8 68D8 68D8 69B7 69D1 69D5 P3V3_S0_TMS_SNR P3V3_S0_TMS_SNR - @m42a_lib.M42A 5D4 49B3 49D3 64A6 P3V3_S0_SMC_LS P3V3_S0_SMC_LS - @m42a_lib.M42A 46D3 64C3 64B6 P3V3_S0_SMBUS_SMC_MLB P3V3_S0_SMBUS_SMC_MLB - @m42a_lib.M42A 27C5 64A6 P3V3_S0_NB_VCC1_5_A_PATA P3V3_S0_NB_VCC1_5_A_PATA - @m42a_lib.M42A 24A5 25C6 64A6 P3V3_S0_FET P3V3_S0_FET - @m42a_lib.M42A 63C3 64B8 P3V3_S0 - @m42a_lib.M42A 5A2 64B7 PPSPD_S0_MEM PPSPD_S0_MEM - @m42a_lib.M42A 28A7 29A3 29A7 64A6 P3V3_S0_TPM P3V3_S0_TPM - @m42a_lib.M42A 53D4 64A6 P3V3_S0_AUDIO P3V3_S0_AUDIO - @m42a_lib.M42A 54A6 54D7 56D8 57B5 64A6 P3V3_S0_TMS P3V3_S0_TMS - @m42a_lib.M42A 64A6 68B1 68B2 68C8 68C8 68D8 68D8 69B7 69D1 69D5 P3V3_S0_TMS_SNR P3V3_S0_TMS_SNR - @m42a_lib.M42A 5D4 49B3 49D3 64A6 P3V3_S0_SMC_LS P3V3_S0_SMC_LS - @m42a_lib.M42A 46D3 64C3 64B6 P3V3_S0_SMBUS_SMC_MLB P3V3_S0_SMBUS_SMC_MLB - @m42a_lib.M42A 27C5 64A6 P3V3_S0_NB_VCC1_5_A_PATA P3V3_S0_NB_VCC1_5_A_PATA - @m42a_lib.M42A 24A5 25C6 64A6 P3V3_S0_FET P3V3_S0_FET - @m42a_lib.M42A 63C3 64B8 P3V3_S0 - @m42a_lib.M42A 5A2 64B7 PPSPD_S0_MEM PPSPD_S0_MEM - @m42a_lib.M42A 28A7 29A3 29A7 64A6 P3V3_S0_TPM P3V3_S0_TPM - @m42a_lib.M42A 53D4 64A6 P3V3_S0_AUDIO P3V3_S0_AUDIO - @m42a_lib.M42A 54A6 54D7 56D8 57B5 64A6 P3V3_S0_TMS P3V3_S0_TMS - @m42a_lib.M42A 64A6 68B1 68B2 68C8 68C8 68D8 68D8 69B7 69D1 69D5 P3V3_S0_TMS_SNR P3V3_S0_TMS_SNR - @m42a_lib.M42A 5D4 49B3 49D3 64A6 P3V3_S0_SMC_LS P3V3_S0_SMC_LS - @m42a_lib.M42A 46D3 64C3 64B6 P3V3_S0_SMBUS_SMC_MLB P3V3_S0_SMBUS_SMC_MLB - @m42a_lib.M42A 27C5 64A6 P3V3_S0_NB_VCC1_5_A_PATA P3V3_S0_NB_VCC1_5_A_PATA - @m42a_lib.M42A 24A5 25C6 64A6 P3V3_S0_FET P3V3_S0_FET - @m42a_lib.M42A 63C3 64B8 P3V3_S0 - @m42a_lib.M42A 5A2 64B7 PPSPD_S0_MEM PPSPD_S0_MEM - @m42a_lib.M42A 28A7 29A3 29A7 64A6 P3V3_S0_TPM P3V3_S0_TPM - @m42a_lib.M42A 53D4 64A6 P3V3_S0_AUDIO P3V3_S0_AUDIO - @m42a_lib.M42A 54A6 54D7 56D8 57B5 64A6 P3V3_S0_TMS P3V3_S0_TMS - @m42a_lib.M42A 64A6 68B1 68B2 68C8 68C8 68D8 68D8 69B7 69D1 69D5 P3V3_S0_TMS_SNR P3V3_S0_TMS_SNR - @m42a_lib.M42A 5D4 49B3 49D3 64A6 P3V3_S0_SMC_LS P3V3_S0_SMC_LS - @m42a_lib.M42A 46D3 64C3 64B6 P3V3_S0_SMBUS_SMC_MLB P3V3_S0_SMBUS_SMC_MLB - @m42a_lib.M42A 27C5 64A6 P3V3_S0_NB_VCC1_5_A_PATA P3V3_S0_NB_VCC1_5_A_PATA - @m42a_lib.M42A 24A5 25C6 64A6 P3V3_S0_FET P3V3_S0_FET - @m42a_lib.M42A 63C3 64B8 P3V3_S0 - @m42a_lib.M42A 5A2 64B7 PPSPD_S0_MEM PPSPD_S0_MEM - @m42a_lib.M42A 28A7 29A3 29A7 64A6 P3V3_S0_TPM P3V3_S0_TPM - @m42a_lib.M42A 53D4 64A6 P3V3_S0_AUDIO P3V3_S0_AUDIO - @m42a_lib.M42A 54A6 54D7 56D8 57B5 64A6 P3V3_S0_TMS P3V3_S0_TMS - @m42a_lib.M42A 64A6 68B1 68B2 68C8 68C8 68D8 68D8 69B7 69D1 69D5 P3V3_S0_TMS_SNR P3V3_S0_TMS_SNR - @m42a_lib.M42A 5D4 49B3 49D3 64A6 P3V3_S0_SMC_LS P3V3_S0_SMC_LS - @m42a_lib.M42A 46D3 64C3 64B6 P3V3_S0_SMBUS_SMC_MLB P3V3_S0_SMBUS_SMC_MLB - @m42a_lib.M42A 27C5 64A6 P3V3_S0_NB_VCC1_5_A_PATA P3V3_S0_NB_VCC1_5_A_PATA - @m42a_lib.M42A 24A5 25C6 64A6 P3V3_S0_FET P3V3_S0_FET - @m42a_lib.M42A 63C3 64B8 P3V3_S0 - @m42a_lib.M42A 5A2 64B7 PPSPD_S0_MEM PPSPD_S0_MEM - @m42a_lib.M42A 28A7 29A3 29A7 64A6 P3V3_S0_TPM P3V3_S0_TPM - @m42a_lib.M42A 53D4 64A6 P3V3_S0_AUDIO P3V3_S0_AUDIO - @m42a_lib.M42A 54A6 54D7 56D8 57B5 64A6 P3V3_S0_TMS P3V3_S0_TMS - @m42a_lib.M42A 64A6 68B1 68B2 68C8 68C8 68D8 68D8 69B7 69D1 69D5 P3V3_S0_TMS_SNR P3V3_S0_TMS_SNR - @m42a_lib.M42A 5D4 49B3 49D3 64A6 P3V3_S0_SMC_LS P3V3_S0_SMC_LS - @m42a_lib.M42A 46D3 64C3 64B6 P3V3_S0_SMBUS_SMC_MLB P3V3_S0_SMBUS_SMC_MLB - @m42a_lib.M42A 27C5 64A6 P3V3_S0_NB_VCC1_5_A_PATA P3V3_S0_NB_VCC1_5_A_PATA - @m42a_lib.M42A 24A5 25C6 64A6 P3V3_S0_FET P3V3_S0_FET - @m42a_lib.M42A 63C3 64B8 P3V3_S0 - @m42a_lib.M42A 5A2 64B7 PPSPD_S0_MEM PPSPD_S0_MEM - @m42a_lib.M42A 28A7 29A3 29A7 64A6 P3V3_S0_TPM P3V3_S0_TPM - @m42a_lib.M42A 53D4 64A6 P3V3_S0_AUDIO P3V3_S0_AUDIO - @m42a_lib.M42A 54A6 54D7 56D8 57B5 64A6 P3V3_S0_TMS P3V3_S0_TMS - @m42a_lib.M42A 64A6 68B1 68B2 68C8 68C8 68D8 68D8 69B7 69D1 69D5 P3V3_S0_TMS_SNR P3V3_S0_TMS_SNR - @m42a_lib.M42A 5D4 49B3 49D3 64A6 P3V3_S0_SMC_LS P3V3_S0_SMC_LS - @m42a_lib.M42A 46D3 64C3 64B6 P3V3_S0_SMBUS_SMC_MLB P3V3_S0_SMBUS_SMC_MLB - @m42a_lib.M42A 27C5 64A6 P3V3_S0_NB_VCC1_5_A_PATA P3V3_S0_NB_VCC1_5_A_PATA - @m42a_lib.M42A 24A5 25C6 64A6 P3V3_S0_FET P3V3_S0_FET - @m42a_lib.M42A 63C3 64B8 P3V3_S0 - @m42a_lib.M42A 5A2 64B7 PPSPD_S0_MEM PPSPD_S0_MEM - @m42a_lib.M42A 28A7 29A3 29A7 64A6 P3V3_S0_TPM P3V3_S0_TPM - @m42a_lib.M42A 53D4 64A6 P3V3_S0_AUDIO P3V3_S0_AUDIO - @m42a_lib.M42A 54A6 54D7 56D8 57B5 64A6 P3V3_S0_TMS P3V3_S0_TMS - @m42a_lib.M42A 64A6 68B1 68B2 68C8 68C8 68D8 68D8 69B7 69D1 69D5 P3V3_S0_TMS_SNR P3V3_S0_TMS_SNR - @m42a_lib.M42A 5D4 49B3 49D3 64A6 P3V3_S0_SMC_LS P3V3_S0_SMC_LS - @m42a_lib.M42A 46D3 64C3 64B6 P3V3_S0_SMBUS_SMC_MLB P3V3_S0_SMBUS_SMC_MLB - @m42a_lib.M42A 27C5 64A6 P3V3_S0_NB_VCC1_5_A_PATA P3V3_S0_NB_VCC1_5_A_PATA - @m42a_lib.M42A 24A5 25C6 64A6 P3V3_S0_FET P3V3_S0_FET - @m42a_lib.M42A 63C3 64B8 P3V3_S0 - @m42a_lib.M42A 5A2 64B7 PPSPD_S0_MEM PPSPD_S0_MEM - @m42a_lib.M42A 28A7 29A3 29A7 64A6 P3V3_S0_TPM P3V3_S0_TPM - @m42a_lib.M42A 53D4 64A6 P3V3_S0_AUDIO P3V3_S0_AUDIO - @m42a_lib.M42A 54A6 54D7 56D8 57B5 64A6 P3V3_S0_TMS P3V3_S0_TMS - @m42a_lib.M42A 64A6 68B1 68B2 68C8 68C8 68D8 68D8 69B7 69D1 69D5 P3V3_S0_TMS_SNR P3V3_S0_TMS_SNR - @m42a_lib.M42A 5D4 49B3 49D3 64A6 P3V3_S0_SMC_LS P3V3_S0_SMC_LS - @m42a_lib.M42A 46D3 64C3 64B6 P3V3_S0_SMBUS_SMC_MLB P3V3_S0_SMBUS_SMC_MLB - @m42a_lib.M42A 27C5 64A6 P3V3_S0_NB_VCC1_5_A_PATA P3V3_S0_NB_VCC1_5_A_PATA - @m42a_lib.M42A 24A5 25C6 64A6 P3V3_S0_FET P3V3_S0_FET - @m42a_lib.M42A 63C3 64B8 P3V3_S0 - @m42a_lib.M42A 5A2 64B7 PPSPD_S0_MEM PPSPD_S0_MEM - @m42a_lib.M42A 28A7 29A3 29A7 64A6 P3V3_S0_TPM P3V3_S0_TPM - @m42a_lib.M42A 53D4 64A6 P3V3_S0_AUDIO P3V3_S0_AUDIO - @m42a_lib.M42A 54A6 54D7 56D8 57B5 64A6 P3V3_S0_TMS P3V3_S0_TMS - @m42a_lib.M42A 64A6 68B1 68B2 68C8 68C8 68D8 68D8 69B7 69D1 69D5 P3V3_S0_TMS_SNR P3V3_S0_TMS_SNR - @m42a_lib.M42A 5D4 49B3 49D3 64A6 P3V3_S0_SMC_LS P3V3_S0_SMC_LS - @m42a_lib.M42A 46D3 64C3 64B6 P3V3_S0_SMBUS_SMC_MLB P3V3_S0_SMBUS_SMC_MLB - @m42a_lib.M42A 27C5 64A6 P3V3_S0_NB_VCC1_5_A_PATA P3V3_S0_NB_VCC1_5_A_PATA - @m42a_lib.M42A 24A5 25C6 64A6 P3V3_S0_FET P3V3_S0_FET - @m42a_lib.M42A 63C3 64B8 P3V3_S0 - @m42a_lib.M42A 5A2 64B7 PPSPD_S0_MEM PPSPD_S0_MEM - @m42a_lib.M42A 28A7 29A3 29A7 64A6 P3V3_S0_TPM P3V3_S0_TPM - @m42a_lib.M42A 53D4 64A6 P3V3_S0_AUDIO P3V3_S0_AUDIO - @m42a_lib.M42A 54A6 54D7 56D8 57B5 64A6 P3V3_S0_TMS P3V3_S0_TMS - @m42a_lib.M42A 64A6 68B1 68B2 68C8 68C8 68D8 68D8 69B7 69D1 69D5 P3V3_S0_TMS_SNR P3V3_S0_TMS_SNR - @m42a_lib.M42A 5D4 49B3 49D3 64A6 P3V3_S0_SMC_LS P3V3_S0_SMC_LS - @m42a_lib.M42A 46D3 64C3 64</p>						

Main grid structure with columns 8, 7, 6, 5, 4, 3, 2, 1 and rows A, B, C, D.

D

D

C

C

B

B

A

A

Main table with 8 columns (A-H) and 8 rows (1-8). Each cell contains technical data including component names and numerical values. The table is part of a larger grid layout.

8	7	6	5	4	3	2	1
<p>NB_CFG<10> NB_CFG<10> - @m42a_lib.M42A 6D4 14C6 TP_NB_CFG10 - @m42a_lib.M42A 6D3 14C6 NB_CFG<11> NB_CFG<11> - @m42a_lib.M42A 6D4 14C6 TP_NB_CFG11 - @m42a_lib.M42A 6D3 14C6 NB_CFG<12> NB_CFG<12> - @m42a_lib.M42A 6D4 14C6 TP_NB_CFG12 - @m42a_lib.M42A 6D3 14C6 NB_CFG<13> NB_CFG<13> - @m42a_lib.M42A 6D4 14C6 TP_NB_CFG13 - @m42a_lib.M42A 6D3 14C6 NB_CFG<14> NB_CFG<14> - @m42a_lib.M42A 6D4 14C6 TP_NB_CFG14 - @m42a_lib.M42A 6D3 14C6 NB_CFG<15> NB_CFG<15> - @m42a_lib.M42A 6D4 14C6 TP_NB_CFG15 - @m42a_lib.M42A 6D3 14C6 NB_CFG<16> NB_CFG<16> - @m42a_lib.M42A 14C6 20C5 TP_NB_CFG16 - @m42a_lib.M42A 6D4 14C6 NB_CFG<17> NB_CFG<17> - @m42a_lib.M42A 6D3 14C6 TP_NB_CFG17 - @m42a_lib.M42A 6D4 20B5 NB_CFG<18> NB_CFG<18> - @m42a_lib.M42A 14C6 20B5 TP_NB_CFG18 - @m42a_lib.M42A 1486 20A5 NB_CFG<19> NB_CFG<19> - @m42a_lib.M42A 14C4 33B2 33C4 TP_NB_CFG19 - @m42a_lib.M42A 14C4 33B2 33C4 NB_CLK100M_GCLKIN_N NB_CLK100M_GCLKIN_P - @m42a_lib.M42A 14C4 33C2 33C4 TP_NB_CLK100M_GCLKIN_N - @m42a_lib.M42A 14C4 33B3 33C2 TP_NB_CLK100M_GCLKIN_P - @m42a_lib.M42A 14C4 33B3 33C2 NB_CLK_DREFCLKIN_N NB_CLK_DREFCLKIN_P - @m42a_lib.M42A 14C4 33A3 33C2 TP_NB_CLK_DREFCLKIN_N - @m42a_lib.M42A 1484 33A3 33C2 TP_NB_CLK_DREFCLKIN_P - @m42a_lib.M42A 12C4 NB_FSB_VREF NB_FSB_VREF - @m42a_lib.M42A 12A6 NB_FSB_XRCOMP NB_FSB_XRCOMP - @m42a_lib.M42A 12A6 NB_FSB_XSCOMP NB_FSB_XSCOMP - @m42a_lib.M42A 12A6 NB_FSB_XSWING NB_FSB_XSWING - @m42a_lib.M42A 12A6 NB_FSB_YRCOMP NB_FSB_YRCOMP - @m42a_lib.M42A 12A6 NB_FSB_YSCOMP NB_FSB_YSCOMP - @m42a_lib.M42A 12A6 NB_FSB_YSWING NB_FSB_YSWING - @m42a_lib.M42A 12A6 NB_ISENSE NB_ISENSE - @m42a_lib.M42A 62A6 NB_ISENSE_R1_N NB_ISENSE_R1_N - @m42a_lib.M42A 62A7 NB_ISENSE_R1_P NB_ISENSE_R1_P - @m42a_lib.M42A 62A7 NB_ISENSE_R2 NB_ISENSE_R2 - @m42a_lib.M42A 62A6 NB_ISENSE_VCC NB_ISENSE_VCC - @m42a_lib.M42A 62A6 NB_RIGHT_DOWN_SCREW NB_RIGHT_DOWN_SCREW - @m42a_lib.M42A 6A8 NB_RST_IN_L_R NB_RST_IN_L_R - @m42a_lib.M42A 1486 NB_SB_SYNC_L NB_SB_SYNC_L - @m42a_lib.M42A 1486 22A6 NB_TV_DCONSEL0 NB_TV_DCONSEL0 - @m42a_lib.M42A 1406 NB_TV_DCONSEL1 NB_TV_DCONSEL1 - @m42a_lib.M42A 1406 NB_VCCSM_LF1 NB_VCCSM_LF1 - @m42a_lib.M42A 1684 NB_VCCSM_LF2 NB_VCCSM_LF2 - @m42a_lib.M42A 1684 NB_VCCSM_LF3 NB_VCCSM_LF3 - @m42a_lib.M42A 1688 NB_VCCSM_LF4 NB_VCCSM_LF4 - @m42a_lib.M42A 1688 NB_VCCSM_LF5 NB_VCCSM_LF5 - @m42a_lib.M42A 1688 NB_VTTFL_CAP1 NB_VTTFL_CAP1 - @m42a_lib.M42A 17A4 NB_VTTFL_CAP2 NB_VTTFL_CAP2 - @m42a_lib.M42A 17A4 NB_VTTFL_CAP3 NB_VTTFL_CAP3 - @m42a_lib.M42A 17B4 ODD_PWR_EN_SLOW_STAR ODD_PWR_EN_SLOW_STAR - @m42a_lib.M42A 34C7 T ODD_PWR_EN_SLOW_STAR ODD_PWR_EN_SLOW_STAR_L - @m42a_lib.M42A 34C6 T_L ODD_PWR_EN_SLOW_STAR ODD_PWR_EN_SLOW_STAR_L_R - @m42a_lib.M42A 34C5 T_L_R ONEWIRE_DCIIN_DIV ONEWIRE_DCIIN_DIV - @m42a_lib.M42A 65C5 ONEWIRE_EN ONEWIRE_EN - @m42a_lib.M42A 65C7 ONEWIRE_ESD ONEWIRE_ESD - @m42a_lib.M42A 65C5 ONEWIRE_OV ONEWIRE_OV - @m42a_lib.M42A 65C6 ONEWIRE_PU_EN ONEWIRE_PU_EN - @m42a_lib.M42A 65B7 ONEWIRE_PU_EN_L ONEWIRE_PU_EN_L - @m42a_lib.M42A 65C8 ONEWIRE_PWR_EN_L ONEWIRE_PWR_EN_L - @m42a_lib.M42A 65C7 ONEWIRE_PWR_EN_L_DIV ONEWIRE_PWR_EN_L_DIV - @m42a_lib.M42A 65C6 POV52_SMC_LSREF POV52_SMC_LSREF - @m42a_lib.M42A 46D3 P1V8S0_EN_L_RC P1V8S0_EN_L_RC - @m42a_lib.M42A 63A5 P3V3S0_EN_RC P3V3S0_EN_RC - @m42a_lib.M42A 63B5 P3V3S3_EN_L_RC P3V3S3_EN_L_RC - @m42a_lib.M42A 63C5 P3V42G3H5_BOOST P3V42G3H5_BOOST - @m42a_lib.M42A 63D2 P3V42G3H_FB P3V42G3H_FB - @m42a_lib.M42A 5D7 63D2 P5V50_EN_RC P5V50_EN_RC - @m42a_lib.M42A 63C5 PATA_PWR_EN_L PATA_PWR_EN_L - @m42a_lib.M42A 23B3 23C3 PBUS_S0_SMC_VSENSE PBUS_S0_SMC_VSENSE - @m42a_lib.M42A 48C6 PBUS_SMC_VSENSE_EN PBUS_SMC_VSENSE_EN - @m42a_lib.M42A 48C8 PBUS_SMC_VSENSE_EN_L PBUS_SMC_VSENSE_EN_L - @m42a_lib.M42A 48C7 PCIE_A_D2R_C_N PCIE_A_D2R_C_N - @m42a_lib.M42A 36D6 PCIE_A_D2R_C_P PCIE_A_D2R_C_P - @m42a_lib.M42A 36D6 PCIE_A_D2R_N PCIE_A_D2R_N - @m42a_lib.M42A 22D4 36D5 PCIE_A_D2R_P PCIE_A_D2R_P - @m42a_lib.M42A 22D4 36D5 PCIE_A_R2D_C_N PCIE_A_R2D_C_N - @m42a_lib.M42A 22D4 36C5 PCIE_A_R2D_C_P PCIE_A_R2D_C_P - @m42a_lib.M42A 22D4 36C5 PCIE_A_R2D_N PCIE_A_R2D_N - @m42a_lib.M42A 36C6 PCIE_A_R2D_P PCIE_A_R2D_P - @m42a_lib.M42A 36C6 PCIE_B_D2R_N PCIE_B_D2R_N - @m42a_lib.M42A 22D4 43C7 PCIE_B_D2R_P PCIE_B_D2R_P - @m42a_lib.M42A 22D4 43C7 PCIE_B_R2D_C_N PCIE_B_R2D_C_N - @m42a_lib.M42A 22D4 43B7 PCIE_B_R2D_C_P PCIE_B_R2D_C_P - @m42a_lib.M42A 22D4 43B7 PCIE_B_R2D_N PCIE_B_R2D_N - @m42a_lib.M42A 43B6 PCIE_B_R2D_P PCIE_B_R2D_P - @m42a_lib.M42A 43B6 PCIE_C_D2R_N PCIE_C_D2R_N - @m42a_lib.M42A 6C3 22D4 PCIE_C_D2R_P PCIE_C_D2R_P - @m42a_lib.M42A 6C3 22D4 PCIE_C_D2R_S1 PCIE_C_D2R_S1 - @m42a_lib.M42A 6C3 PCIE_C_D2R_S2 PCIE_C_D2R_S2 - @m42a_lib.M42A 6C3 PCIE_C_R2D_C_N PCIE_C_R2D_C_N - @m42a_lib.M42A 6C4 22D4 PCIE_C_R2D_C_P PCIE_C_R2D_C_P - @m42a_lib.M42A 6C4 22D4 PCIE_C_R2D_N PCIE_C_R2D_N - @m42a_lib.M42A 6C4 22D4 PCIE_C_R2D_P PCIE_C_R2D_P - @m42a_lib.M42A 6C4 22D4 PCIE_D_D2R_N PCIE_D_D2R_N - @m42a_lib.M42A 6C3 22D4 PCIE_D_D2R_P PCIE_D_D2R_P - @m42a_lib.M42A 6C4 22D4 PCIE_D_R2D_C_N PCIE_D_R2D_C_N - @m42a_lib.M42A 6C3 22D4 PCIE_D_R2D_C_P PCIE_D_R2D_C_P - @m42a_lib.M42A 6C3 22D4 PCIE_D_R2D_N PCIE_D_R2D_N - @m42a_lib.M42A 6C4 22D4 PCIE_D_R2D_P PCIE_D_R2D_P - @m42a_lib.M42A 6C3 22D4 PCIE_E_D2R_N PCIE_E_D2R_N - @m42a_lib.M42A 6C3 22C4 PCIE_E_D2R_P PCIE_E_D2R_P - @m42a_lib.M42A 6C4 22C4 PCIE_F_R2D_C_N PCIE_F_R2D_C_N - @m42a_lib.M42A 6C4 22C4</p>	<p>PCIE_F_R2D_C_P PCIE_F_R2D_C_P - @m42a_lib.M42A 6C3 PCIE_WAKE_L PCIE_WAKE_L - @m42a_lib.M42A 23C8 36C6 43C6 PCI_AD<0> PCI_AD<0> - @m42a_lib.M42A 22B7 38C5 PCI_AD<1> PCI_AD<1> - @m42a_lib.M42A 22B7 38C5 PCI_AD<2> PCI_AD<2> - @m42a_lib.M42A 22B7 38C5 PCI_AD<3> PCI_AD<3> - @m42a_lib.M42A 22B7 38C5 PCI_AD<4> PCI_AD<4> - @m42a_lib.M42A 22B7 38C5 PCI_AD<5> PCI_AD<5> - @m42a_lib.M42A 22B7 38C5 PCI_AD<6> PCI_AD<6> - @m42a_lib.M42A 22B7 38C5 PCI_AD<7> PCI_AD<7> - @m42a_lib.M42A 22B7 38C5 PCI_AD<8> PCI_AD<8> - @m42a_lib.M42A 22B7 38C5 PCI_AD<9> PCI_AD<9> - @m42a_lib.M42A 22B7 38C5 PCI_AD<10> PCI_AD<10> - @m42a_lib.M42A 22B7 38C5 PCI_AD<11> PCI_AD<11> - @m42a_lib.M42A 22B7 38C5 PCI_AD<12> PCI_AD<12> - @m42a_lib.M42A 22B7 38B5 PCI_AD<13> PCI_AD<13> - @m42a_lib.M42A 22B7 38B5 PCI_AD<14> PCI_AD<14> - @m42a_lib.M42A 22B7 38B5 PCI_AD<15> PCI_AD<15> - @m42a_lib.M42A 22B7 38B5 PCI_AD<16> PCI_AD<16> - @m42a_lib.M42A 22B7 38B5 PCI_AD<17> PCI_AD<17> - @m42a_lib.M42A 22B7 38B5 PCI_AD<18> PCI_AD<18> - @m42a_lib.M42A 22B7 38B5 PCI_AD<19> PCI_AD<19> - @m42a_lib.M42A 22A7 38B6 PCI_AD<20> PCI_AD<20> - @m42a_lib.M42A 22A7 38B5 PCI_AD<21> PCI_AD<21> - @m42a_lib.M42A 22A7 38B5 PCI_AD<22> PCI_AD<22> - @m42a_lib.M42A 22A7 38B5 PCI_AD<23> PCI_AD<23> - @m42a_lib.M42A 22A7 38B5 PCI_AD<24> PCI_AD<24> - @m42a_lib.M42A 22A7 38B5 PCI_AD<25> PCI_AD<25> - @m42a_lib.M42A 22A7 38B5 PCI_AD<26> PCI_AD<26> - @m42a_lib.M42A 22A7 38B5 PCI_AD<27> PCI_AD<27> - @m42a_lib.M42A 22A7 38B5 PCI_AD<28> PCI_AD<28> - @m42a_lib.M42A 22A7 38B5 PCI_AD<29> PCI_AD<29> - @m42a_lib.M42A 22A7 38B5 PCI_AD<30> PCI_AD<30> - @m42a_lib.M42A 22A7 38B5 PCI_AD<31> PCI_AD<31> - @m42a_lib.M42A 22A7 38B5 PCI_CLK_PM PCI_CLK_PM - @m42a_lib.M42A 33D6 33A5 PCI_CLK_PORT80_LPC PCI_CLK_PORT80_LPC - @m42a_lib.M42A 22A6 33D6 47C5 PCI_CLK_SB PCI_CLK_SB - @m42a_lib.M42A 33D6 45C8 PCI_CLK_TPM PCI_CLK_TPM - @m42a_lib.M42A 53C6 53C6 PCI_C_BE_L<0> PCI_C_BE_L<0> - @m42a_lib.M42A 22B6 38B5 PCI_C_BE_L<1> PCI_C_BE_L<1> - @m42a_lib.M42A 22B6 38B5 PCI_C_BE_L<2> PCI_C_BE_L<2> - @m42a_lib.M42A 22B6 38B5 PCI_C_BE_L<3> PCI_C_BE_L<3> - @m42a_lib.M42A 22B6 38B5 PCI_DEVSEL_L PCI_DEVSEL_L - @m42a_lib.M42A 22A6 26D3 38A5 PCI_FRAMBE PCI_FRAMBE - @m42a_lib.M42A 22B6 26C3 38A5 PCI_GNT3_L PCI_GNT3_L - @m42a_lib.M42A 22A6 26D3 38A5 PCI_IRDY_L PCI_IRDY_L - @m42a_lib.M42A 22A6 26D3 38A5 PCI_LOCK_L PCI_LOCK_L - @m42a_lib.M42A 22A6 26D3 38A5 PCI_PAR PCI_PAR - @m42a_lib.M42A 22A6 26D3 38A5 PCI_PERR_L PCI_PERR_L - @m42a_lib.M42A 22A6 26D3 38A5 PCI_PME_FW_L PCI_PME_FW_L - @m42a_lib.M42A 22B6 38A5 PCI_REQ0_L PCI_REQ0_L - @m42a_lib.M42A 22B6 26C3 PCI_REQ1_L PCI_REQ1_L - @m42a_lib.M42A 22B6 26C3 PCI_REQ2_L PCI_REQ2_L - @m42a_lib.M42A 22B6 26C3 38A5 PCI_RST_L PCI_RST_L - @m42a_lib.M42A 22A6 26C3 PCI_RST_L PCI_RST_L - @m42a_lib.M42A 22A6 26C3 PCI_SERR_L PCI_SERR_L - @m42a_lib.M42A 22A6 26D3 38A5 PCI_STOP_L PCI_STOP_L - @m42a_lib.M42A 22A6 26D3 38A5 PCI_TRDY_L PCI_TRDY_L - @m42a_lib.M42A 22A6 26D3 38A5 PEG_COMP PEG_COMP - @m42a_lib.M42A 13D3 PEG_D2R_N<0> PEG_D2R_N<0> - @m42a_lib.M42A 6D6 13D3 PEG_D2R_N<0>_SPN PEG_D2R_N<0>_SPN - @m42a_lib.M42A 6D5 PEG_D2R_N<1> PEG_D2R_N<1> - @m42a_lib.M42A 13D3 69B6 PEG_D2R_N<2> PEG_D2R_N<2> - @m42a_lib.M42A 6D6 13D3 PEG_D2R_N<2>_SPN PEG_D2R_N<2>_SPN - @m42a_lib.M42A 6D5 13D3 PEG_D2R_N<3> PEG_D2R_N<3> - @m42a_lib.M42A 6D6 13D3 PEG_D2R_N<3>_SPN PEG_D2R_N<3>_SPN - @m42a_lib.M42A 6D5 13D3 PEG_D2R_N<4> PEG_D2R_N<4> - @m42a_lib.M42A 6D6 13D3 PEG_D2R_N<4>_SPN PEG_D2R_N<4>_SPN - @m42a_lib.M42A 6D5 13D3 PEG_D2R_N<5> PEG_D2R_N<5> - @m42a_lib.M42A 6D6 13D3 PEG_D2R_N<5>_SPN PEG_D2R_N<5>_SPN - @m42a_lib.M42A 6D5 13D3 PEG_D2R_N<6> PEG_D2R_N<6> - @m42a_lib.M42A 6D6 13D3 PEG_D2R_N<6>_SPN PEG_D2R_N<6>_SPN - @m42a_lib.M42A 6D5 13D3 PEG_D2R_N<7> PEG_D2R_N<7> - @m42a_lib.M42A 6D6 13D3 PEG_D2R_N<7>_SPN PEG_D2R_N<7>_SPN - @m42a_lib.M42A 6D5 13D3 PEG_D2R_N<8> PEG_D2R_N<8> - @m42a_lib.M42A 6D6 13D3 PEG_D2R_N<8>_SPN PEG_D2R_N<8>_SPN - @m42a_lib.M42A 6D5 13D3 PEG_D2R_N<9> PEG_D2R_N<9> - @m42a_lib.M42A 6D6 13D3 PEG_D2R_N<9>_SPN PEG_D2R_N<9>_SPN - @m42a_lib.M42A 6D5 13C3 PEG_D2R_N<10> PEG_D2R_N<10> - @m42a_lib.M42A 6D6 13C3 PEG_D2R_N<10>_SPN PEG_D2R_N<10>_SPN - @m42a_lib.M42A 6D5 13C3 PEG_D2R_N<11> PEG_D2R_N<11> - @m42a_lib.M42A 6D6 13C3 PEG_D2R_N<11>_SPN PEG_D2R_N<11>_SPN - @m42a_lib.M42A 6D5 13C3 PEG_D2R_N<12> PEG_D2R_N<12> - @m42a_lib.M42A 6D6 13C3 PEG_D2R_N<12>_SPN PEG_D2R_N<12>_SPN - @m42a_lib.M42A 6D5 13C3 PEG_D2R_N<13> PEG_D2R_N<13> - @m42a_lib.M42A 6D6 13C3 PEG_D2R_N<13>_SPN PEG_D2R_N<13>_SPN - @m42a_lib.M42A 6D5 13C3 PEG_D2R_N<14> PEG_D2R_N<14> - @m42a_lib.M42A 6D6 13C3 PEG_D2R_N<14>_SPN PEG_D2R_N<14>_SPN - @m42a_lib.M42A 6D5 13C3 PEG_D2R_N<15> PEG_D2R_N<15> - @m42a_lib.M42A 6D6 13C3 PEG_D2R_N<15>_SPN PEG_D2R_N<15>_SPN - @m42a_lib.M42A 6D5 13C3 PEG_D2R_P<0> PEG_D2R_P<0> - @m42a_lib.M42A 6C6 13C3 PEG_D2R_P<1> PEG_D2R_P<1> - @m42a_lib.M42A 13C3 68B6 PEG_D2R_P<2> PEG_D2R_P<2> - @m42a_lib.M42A 6C6 13C3 PEG_D2R_P<3> PEG_D2R_P<3> - @m42a_lib.M42A 6C6 13C3 PEG_D2R_P<4> PEG_D2R_P<4> - @m42a_lib.M42A 6C6 13C3 PEG_D2R_P<4>_SPN PEG_D2R_P<4>_SPN - @m42a_lib.M42A 6C5 13C3 PEG_D2R_P<5> PEG_D2R_P<5> - @m42a_lib.M42A 6C6 13C3 PEG_D2R_P<6> PEG_D2R_P<6> - @m42a_lib.M42A 6C5 13C3 PEG_D2R_P<6>_SPN PEG_D2R_P<6>_SPN - @m42a_lib.M42A 6C6 13C3 PEG_D2R_P<7> PEG_D2R_P<7> - @m42a_lib.M42A 6C6 13C3 PEG_D2R_P<7>_SPN PEG_D2R_P<7>_SPN - @m42a_lib.M42A 6C5 13C3 PEG_D2R_P<8> PEG_D2R_P<8> - @m42a_lib.M42A 6C6 13C3 PEG_D2R_P<8>_SPN PEG_D2R_P<8>_SPN - @m42a_lib.M42A 6C5 13C3 PEG_D2R_P<9> PEG_D2R_P<9> - @m42a_lib.M42A 6C6 13C3 PEG_D2R_P<9>_SPN PEG_D2R_P<9>_SPN - @m42a_lib.M42A 6C5 13C3 PEG_D2R_P<10> PEG_D2R_P<10> - @m42a_lib.M42A 6C6 13C3 PEG_D2R_P<11> PEG_D2R_P<11> - @m42a_lib.M42A 6C5 13C3 PEG_D2R_P<12> PEG_D2R_P<12> - @m42a_lib.M42A 6C6 13C3 PEG_D2R_P<12>_SPN PEG_D2R_P<12>_SPN - @m42a_lib.M42A 6C5 13C3 PEG_D2R_P<13> PEG_D2R_P<13> - @m42a_lib.M42A 6C6 13C3 PEG_D2R_P<13>_SPN PEG_D2R_P<13>_SPN - @m42a_lib.M42A 6C5 13C3 PEG_D2R_P<14> PEG_D2R_P<14> - @m42a_lib.M42A 6C6 13C3 PEG_D2R_P<14>_SPN PEG_D2R_P<14>_SPN - @m42a_lib.M42A 6C5 13C3 PEG_D2R_P<15> PEG_D2R_P<15> - @m42a_lib.M42A 6C6 13C3 PEG_D2R_P<15>_SPN PEG_D2R_P<15>_SPN - @m42a_lib.M42A 6C5 13C3</p>	<p>PEG_R2D_C_N<0> PEG_R2D_C_N<0> - @m42a_lib.M42A 13C3 68C6 PEG_R2D_C_N<1> PEG_R2D_C_N<1> - @m42a_lib.M42A 13C3 68C6 PEG_R2D_C_N<2> PEG_R2D_C_N<2> - @m42a_lib.M42A 13C3 68B6 PEG_R2D_C_N<3> PEG_R2D_C_N<3> - @m42a_lib.M42A 13B3 68B6 PEG_R2D_C_N<4> PEG_R2D_C_N<4> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_N4_SPN PEG_R2D_C_N4_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_N<5> PEG_R2D_C_N<5> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_N<5>_SPN PEG_R2D_C_N<5>_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_N<6> PEG_R2D_C_N<6> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_N<6>_SPN PEG_R2D_C_N<6>_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_N<7> PEG_R2D_C_N<7> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_N7_SPN PEG_R2D_C_N7_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_N<8> PEG_R2D_C_N<8> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_N8_SPN PEG_R2D_C_N8_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_N<9> PEG_R2D_C_N<9> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_N9_SPN PEG_R2D_C_N9_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_N<10> PEG_R2D_C_N<10> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_N10_SPN PEG_R2D_C_N10_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_N<11> PEG_R2D_C_N<11> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_N11_SPN PEG_R2D_C_N11_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_N<12> PEG_R2D_C_N<12> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_N12_SPN PEG_R2D_C_N12_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_N<13> PEG_R2D_C_N<13> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_N13_SPN PEG_R2D_C_N13_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_N<14> PEG_R2D_C_N<14> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_N14_SPN PEG_R2D_C_N14_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_N<15> PEG_R2D_C_N<15> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_N15_SPN PEG_R2D_C_N15_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_P<0> PEG_R2D_C_P<0> - @m42a_lib.M42A 13B3 68C6 PEG_R2D_C_P<1> PEG_R2D_C_P<1> - @m42a_lib.M42A 13B3 68C6 PEG_R2D_C_P<2> PEG_R2D_C_P<2> - @m42a_lib.M42A 13B3 68B6 PEG_R2D_C_P<3> PEG_R2D_C_P<3> - @m42a_lib.M42A 13B3 68B6 PEG_R2D_C_P<4> PEG_R2D_C_P<4> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_P4_SPN PEG_R2D_C_P4_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_P<5> PEG_R2D_C_P<5> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_P5_SPN PEG_R2D_C_P5_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_P<6> PEG_R2D_C_P<6> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_P6_SPN PEG_R2D_C_P6_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_P<7> PEG_R2D_C_P<7> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_P7_SPN PEG_R2D_C_P7_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_P<8> PEG_R2D_C_P<8> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_P8_SPN PEG_R2D_C_P8_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_P<9> PEG_R2D_C_P<9> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_P9_SPN PEG_R2D_C_P9_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_P<10> PEG_R2D_C_P<10> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_P10_SPN PEG_R2D_C_P10_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_P<11> PEG_R2D_C_P<11> - @m42a_lib.M42A 6B6 13B3 PEG_R2D_C_P11_SPN PEG_R2D_C_P11_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_P<12> PEG_R2D_C_P<12> - @m42a_lib.M42A 6B6 13A3 PEG_R2D_C_P12_SPN PEG_R2D_C_P12_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_P<13> PEG_R2D_C_P<13> - @m42a_lib.M42A 6B6 13A3 PEG_R2D_C_P13_SPN PEG_R2D_C_P13_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_P<14> PEG_R2D_C_P<14> - @m42a_lib.M42A 6B6 13A3 PEG_R2D_C_P14_SPN PEG_R2D_C_P14_SPN - @m42a_lib.M42A 6B5 PEG_R2D_C_P<15> PEG_R2D_C_P<15> - @m42a_lib.M42A 6B6 13A3 PEG_R2D_C_P15_SPN PEG_R2D_C_P15_SPN - @m42a_lib.M42A 6B5 PLT_RST_BUF_L PLT_RST_BUF_L - @m42a_lib.M42A 26A3 PLT_RST_GATED_L PLT_RST_GATED_L - @m42a_lib.M42A 26A3 PLT_RST_L PLT_RST_L - @m42a_lib.M42A 22A6 26C3 NB_RST_IN_L NB_RST_IN_L - @m42a_lib.M42A 1487 26C1 PM_BATLOW_L PM_BATLOW_L - @m42a_lib.M42A 23C1 45B8 PM_BMBUSY_L PM_BMBUSY_L - @m42a_lib.M42A 14B6 23C5 PM_CLKRUN_L PM_CLKRUN_L - @m42a_lib.M42A 5C2 23C8 38A5 45D5 47C6 53C6 PM_DPRSFPVR PM_DPRSFPVR - @m42a_lib.M42A 14B7 23C3 58D8 PM_DPRSFPVR_R PM_DPRSFPVR_R - @m42a_lib.M42A 14B6 PM_EXTTTS_L<0> PM_EXTTTS_L<0> - @m42a_lib.M42A 6B1 28C4 29C4 DIMM_OVERTEMP_R DIMM_OVERTEMP_R - @m42a_lib.M42A 6B1 28C4 29C4 PM_LAN_ENABLE PM_LAN_ENABLE - @m42a_lib.M42A 23C3 45D8 PM_FWRBTN_L PM_FWRBTN_L - @m42a_lib.M42A 23C1 45B8 PM_RI_L PM_RI_L - @m42a_lib.M42A 23D5 PM_RSMRST_L PM_RSMRST_L - @m42a_lib.M42A 23C1 45D8 PM_SB_PWROK PM_SB_PWROK - @m42a_lib.M42A 23C3 26A6 PM_SLP_S3 PM_SLP_S3 - @m42a_lib.M42A 48C8 63B7 PM_SLP_S3BATT PM_SLP_S3BATT - @m42a_lib.M42A 60C7 PM_SLP_S3_L PM_SLP_S3_L - @m42a_lib.M42A 23C3 45C5 63A7 63A7 63B8 PM_SLP_S3_LS12V6 PM_SLP_S3_LS12V6 - @m42a_lib.M42A 63B7 PM_SLP_S4_L PM_SLP_S4_L - @m42a_lib.M42A 23C3 45C5 60C8 61B8 63D6 PM_SLP_S5_L PM_SLP_S5_L - @m42a_lib.M42A 23C3 45C5 46D3 PM_STPCPU_L PM_STPCPU_L - @m42a_lib.M42A 23C8 32C4 PM_STPPCI_L PM_STPPCI_L - @m42a_lib.M42A 23C8 32C4 PM_SUS_STAT_L PM_SUS_STAT_L - @m42a_lib.M42A 5C2</p>					

8	7	6	5	4	3	2	1
D	D	D	D	D	C	C	C
C	C	C	C	C	B	B	B
B	B	B	B	B	A	A	A
8	7	6	5	4	3	2	1

TP_NB_XOR_LVDS_D27	TP_NB_XOR_LVDS_D27 - @m42a_lib.M42A	14C6
TP_NB_XOR_LVDS_D28	TP_NB_XOR_LVDS_D28 - @m42a_lib.M42A	14C6
TP_PCI_GNT0_L	TP_PCI_GNT0_L - @m42a_lib.M42A	22B6
TP_PCI_GNT1_L	TP_PCI_GNT1_L - @m42a_lib.M42A	22B6
TP_PCI_GNT2_L	TP_PCI_GNT2_L - @m42a_lib.M42A	22B6
TP_PCI_PME_L	TP_PCI_PME_L - @m42a_lib.M42A	22A6
TP_SB_ACZ_SDIN1	TP_SB_ACZ_SDIN1 - @m42a_lib.M42A	21C6
TP_SB_ACZ_SDIN2	TP_SB_ACZ_SDIN2 - @m42a_lib.M42A	21C6
TP_SB_DRQ0_L	TP_SB_DRQ0_L - @m42a_lib.M42A	21D4
TP_SB_GPI06	TP_SB_GPI06 - @m42a_lib.M42A	23C5
TP_SB_GPI022	TP_SB_GPI022 - @m42a_lib.M42A	6B1 22B6
	=SB_GPI022 - @m42a_lib.M42A	6B2 69A6
	SB_GPI022 - @m42a_lib.M42A	6B2
	=SB_GPI022 - @m42a_lib.M42A	6B2 69A6
TP_SB_GPI023	TP_SB_GPI023 - @m42a_lib.M42A	21D5
TP_SB_GPI025_DO_NOT_USE	TP_SB_GPI025_DO_NOT_USE - @m42a_lib.M42A	23C3
TP_SB_GPI038	TP_SB_GPI038 - @m42a_lib.M42A	23C3
TP_SB_RCVENIN_L	TP_SB_RCVENIN_L - @m42a_lib.M42A	15B2
TP_SB_RSVD9	TP_SB_RSVD9 - @m42a_lib.M42A	22A6
TP_SB_SATALED_L	TP_SB_SATALED_L - @m42a_lib.M42A	21C6
TP_SB_XOR-AD5	TP_SB_XOR-AD5 - @m42a_lib.M42A	22A7
TP_SB_XOR-AD9	TP_SB_XOR-AD9 - @m42a_lib.M42A	22A7
TP_SB_XOR-AE5	TP_SB_XOR-AE5 - @m42a_lib.M42A	22A7
TP_SB_XOR-AG4	TP_SB_XOR-AG4 - @m42a_lib.M42A	22A7
TP_SB_XOR-AH4	TP_SB_XOR-AH4 - @m42a_lib.M42A	22A7
TP_SB_XOR-U3	TP_SB_XOR-U3 - @m42a_lib.M42A	21C6
TP_SB_XOR-U7	TP_SB_XOR-U7 - @m42a_lib.M42A	21C6
TP_SB_XOR-V6	TP_SB_XOR-V6 - @m42a_lib.M42A	21C6
TP_SB_XOR-V7	TP_SB_XOR-V7 - @m42a_lib.M42A	21C6
TP_SB_XOR-Y1	TP_SB_XOR-Y1 - @m42a_lib.M42A	21C6
TP_SB_XOR-Y2	TP_SB_XOR-Y2 - @m42a_lib.M42A	21C6
TP_SB_XOR-AE9	TP_SB_XOR-AE9 - @m42a_lib.M42A	22A6
TP_SB_XOR-AG8	TP_SB_XOR-AG8 - @m42a_lib.M42A	22A6
TP_SB_XOR-AH8	TP_SB_XOR-AH8 - @m42a_lib.M42A	22A6
TP_SB_XOR-W1	TP_SB_XOR-W1 - @m42a_lib.M42A	21C6
TP_USBN_F	TP_USBN_F - @m42a_lib.M42A	5C1
TP_USBP_F	TP_USBP_F - @m42a_lib.M42A	5C1
TV_DACA_OUT	TV_DACA_OUT - @m42a_lib.M42A	13C5 69B8
TV_DACB_OUT	TV_DACB_OUT - @m42a_lib.M42A	13C5 69A8
TV_DACC_OUT	TV_DACC_OUT - @m42a_lib.M42A	13C5 69A8
TV_IREF	TV_IREF - @m42a_lib.M42A	13C5 69C8
USB2_BT_F_N	USB2_BT_F_N - @m42a_lib.M42A	44C4
USB2_BT_F_P	USB2_BT_F_P - @m42a_lib.M42A	44B4
USB2_CAMERA_CONN_N	USB2_CAMERA_CONN_N - @m42a_lib.M42A	67A2
USB2_CAMERA_CONN_P	USB2_CAMERA_CONN_P - @m42a_lib.M42A	67B2
USB2_EXT_A_F_N	USB2_EXT_A_F_N - @m42a_lib.M42A	42C2
USB2_EXT_A_F_P	USB2_EXT_A_F_P - @m42a_lib.M42A	42C2
USB2_EXT_B_F_N	USB2_EXT_B_F_N - @m42a_lib.M42A	42B2
USB2_EXT_B_F_P	USB2_EXT_B_F_P - @m42a_lib.M42A	42B2
USB2_GND_EXT_A_F	USB2_GND_EXT_A_F - @m42a_lib.M42A	42C2
USB2_GND_EXT_B_F	USB2_GND_EXT_B_F - @m42a_lib.M42A	42B2
USB_A_N	USB_A_N - @m42a_lib.M42A	6C1 22C2
	=USB2_EXT_A_N - @m42a_lib.M42A	6C2 42C5
	USB2_EXT_A_N - @m42a_lib.M42A	6C2
	=USB2_EXT_A_N - @m42a_lib.M42A	6C2 42C5
USB_A_OC_L	USB_A_OC_L - @m42a_lib.M42A	6C1 22C4 22D8
	=EXTAUSB_OC_L - @m42a_lib.M42A	6C2 42C8
	EXTAUSB_OC_L - @m42a_lib.M42A	6C2
	=EXTAUSB_OC_L - @m42a_lib.M42A	6C2 42C8
USB_A_P	USB_A_P - @m42a_lib.M42A	6C1 22C2
	=USB2_EXT_A_P - @m42a_lib.M42A	6C2 42C5
	USB2_EXT_A_P - @m42a_lib.M42A	6C2
	=USB2_EXT_A_P - @m42a_lib.M42A	6C2 42C5
USB_B_N	USB_B_N - @m42a_lib.M42A	6C1 22C2
	=USB2_GEYSER_N - @m42a_lib.M42A	6C2 40C7
	USB2_GEYSER_N - @m42a_lib.M42A	6C2
	=USB2_GEYSER_N - @m42a_lib.M42A	6C2 40C7
USB_B_OC_L	USB_B_OC_L - @m42a_lib.M42A	22C4 22D8
USB_B_P	USB_B_P - @m42a_lib.M42A	6C1 22C2
	=USB2_GEYSER_P - @m42a_lib.M42A	6C2 40C7
	USB2_GEYSER_P - @m42a_lib.M42A	6C2
	=USB2_GEYSER_P - @m42a_lib.M42A	6C2 40C7
USB_C_N	USB_C_N - @m42a_lib.M42A	6C1 22C2
	=USB2_EXT_B_N - @m42a_lib.M42A	6C2 42B5
	USB2_EXT_B_N - @m42a_lib.M42A	6C2
	=USB2_EXT_B_N - @m42a_lib.M42A	6C2 42B5
USB_C_P	USB_C_P - @m42a_lib.M42A	6C1 22C2
	=USB2_EXT_B_P - @m42a_lib.M42A	6C2 42B5
	USB2_EXT_B_P - @m42a_lib.M42A	6C2
	=USB2_EXT_B_P - @m42a_lib.M42A	6C2 42B5
USB_D_OC_L	USB_D_OC_L - @m42a_lib.M42A	22C4 22D8
USB_E_N	USB_E_N - @m42a_lib.M42A	6C1 22C2
	TP_USBN_E - @m42a_lib.M42A	5C1 6C2
USB_E_OC_L	USB_E_OC_L - @m42a_lib.M42A	22C4 22D8
USB_E_P	USB_E_P - @m42a_lib.M42A	6C1 22C2
	TP_USBP_E - @m42a_lib.M42A	5C1 6C2
USB_F_N	USB_F_N - @m42a_lib.M42A	6C1 22C2
	=USB2_IR_N - @m42a_lib.M42A	6C2 41C6
	USB2_IR_N - @m42a_lib.M42A	6C2
	=USB2_IR_N - @m42a_lib.M42A	6C2 41C6
USB_F_P	USB_F_P - @m42a_lib.M42A	6C1 22C2
	=USB2_IR_P - @m42a_lib.M42A	6C2 41C6
	USB2_IR_P - @m42a_lib.M42A	6C2
	=USB2_IR_P - @m42a_lib.M42A	6C2 41C6
USB_G_N	USB_G_N - @m42a_lib.M42A	6B1 22C2
	=USB2_BT_N - @m42a_lib.M42A	6B2 44C6
	USB2_BT_N - @m42a_lib.M42A	6B2
	=USB2_BT_N - @m42a_lib.M42A	6B2 44C6
USB_G_P	USB_G_P - @m42a_lib.M42A	6B1 22C2
	=USB2_BT_P - @m42a_lib.M42A	6C2 44C6
	USB2_BT_P - @m42a_lib.M42A	6C2
	=USB2_BT_P - @m42a_lib.M42A	6C2 44C6
USB_RBIA5_PN	USB_RBIA5_PN - @m42a_lib.M42A	22C2
VGA_B	VGA_B - @m42a_lib.M42A	69B4
VGA_G	VGA_G - @m42a_lib.M42A	69B4
VGA_HSYNC	VGA_HSYNC - @m42a_lib.M42A	69B4 69C1
VGA_R	VGA_R - @m42a_lib.M42A	69A4
VGA_VSYNC	VGA_VSYNC - @m42a_lib.M42A	69B4 69C1
VOL_DOWN	VOL_DOWN - @m42a_lib.M42A	54B7 54C7
VOL_UP	VOL_UP - @m42a_lib.M42A	54B7 54C7
VREG_FB	VREG_FB - @m42a_lib.M42A	54A4
VR_PWRGD_CK410	VR_PWRGD_CK410 - @m42a_lib.M42A	23C5 26A8
VR_PWRGOOD_DELAY	VR_PWRGOOD_DELAY - @m42a_lib.M42A	14B6 26B5 58C7
XDP_BPM_L<0>	XDP_BPM_L<0> - @m42a_lib.M42A	7C6 11B2
XDP_BPM_L<1>	XDP_BPM_L<1> - @m42a_lib.M42A	7C6 11B2
XDP_BPM_L<2>	XDP_BPM_L<2> - @m42a_lib.M42A	7C6 11B2
XDP_BPM_L<3>	XDP_BPM_L<3> - @m42a_lib.M42A	7C6 11B3
XDP_BPM_L<4>	XDP_BPM_L<4> - @m42a_lib.M42A	7C6 11B2
XDP_BPM_L<5>	XDP_BPM_L<5> - @m42a_lib.M42A	7C6 11B2
XDP_DBRESET_L	XDP_DBRESET_L - @m42a_lib.M42A	7C6 11B4 26C6
XDP_TCK	XDP_TCK - @m42a_lib.M42A	7A8 7C6 11B2 11B3
XDP_TDI	XDP_TDI - @m42a_lib.M42A	7B8 7C6 11B3
XDP_TDO	XDP_TDO - @m42a_lib.M42A	7C6 11B5

XDP_TMS	XDP_TMS - @m42a_lib.M42A	7B8 7C6 11B2
XDP_TRST_L	XDP_TRST_L - @m42a_lib.M42A	7C6 11B3

D

C

B

A

D

C

B

A



8				7				6				5				4				3				2				1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
C7507	CAP_402	m42a[58B7]	C7981	CAP_603	m42a[62C4]	C9820	CAP_402	m42a[69A4]	L1922	IND_0603	m42a[19A7]	C7508	CAP_P_CASSED2E-SM	m42a[58C3]	C7989	CAP_402	m42a[62B4]	C9821	CAP_402	m42a[69A3]	L1934	IND_0603	m42a[19C5]	C7509	CAP_P_CASSED2E-SM	m42a[58D3]	C7990	CAP_805	m42a[62A7]	C9824	CAP_402	m42a[69B5]	L1936	IND_0603	m42a[19C5]	C7510	CAP_402	m42a[58C8]	C7991	CAP_805	m42a[62A7]	C9834	CAP_402	m42a[69A4]	L1970	IND_1210	m42a[19B4]	C7511	CAP_402	m42a[58B3]	C7992	CAP_P_CASE-D2E-LF	m42a[62B1]	C9839	CAP_402	m42a[69B7]	L1975	IND_0805	m42a[19A4]	C7512	CAP_402	m42a[58C3]	C7999	CAP_402	m42a[62A6]	C9842	CAP_402	m42a[69C1]	L1985	IND_0603	m42a[19D3]	C7513	CAP_402	m42a[58B7]	C8000	CAP_402	m42a[63D4]	C9843	CAP_402	m42a[69C1]	L1990	IND_0603	m42a[19C3]	C7514	CAP_402	m42a[58B8]	C8005	CAP_402	m42a[63C4]	C9860	CAP_402	m42a[69C2]	L2500	IND_SM-3	m42a[25B8]	C7515	CAP_402	m42a[58C5]	C8010	CAP_402	m42a[63C4]	D1986	DIODE_SCHOT_6PB_SOT-	m42a[19C2 19D2] 363	L2507	IND_1206	m42a[25A7]	C7516	CAP_402	m42a[58B4]	C8015	CAP_402	m42a[63B4]	D2502	DIODE_SCHOT_6PB_SOT-	m42a[25C8 25D8] 363	L3301	IND_0402-LF	m42a[32D7]	C7517	CAP_P_CASSED2E-SM	m42a[58D3]	C8025	CAP_402	m42a[63A4]	D2600	DIODE_SCHOT_6PB_SOT-	m42a[26D5 26D5] 363	L3302	IND_0402-LF	m42a[32D3]	C7518	CAP_603	m42a[58D2]	C8060	CAP_402	m42a[63B3]	D4520	DIODE_DUAL_6P_SOT-36	m42a[39B4 39B3] 3	L3901	FILTER_4P_2012H	m42a[35D6]	C7521	CAP_402	m42a[58A6]	C8061	CAP_402	m42a[63B2]	D4521	DIODE_DUAL_6P_SOT-36	m42a[39A4 39A3] 3	L3902	FILTER_4P_2012H	m42a[35D5]	C7526	CAP_603	m42a[58D7]	C8062	CAP_402	m42a[63B2]	D4550	DIODE_SCHOT_3P_A_SC-	m42a[42C3] 75	L3912	IND_0402	m42a[35C6]	C7527	CAP_402	m42a[58C5]	C8090	CAP_1206-1	m42a[63C3]	D5200	DIODE_SCHOT_3P_A_SC-	m42a[42A3] 75	L4100	IND_0402-LF	m42a[36D3]	C7528	CAP_402	m42a[58B5]	C8091	CAP_402	m42a[63D2]	D5201	DIODE_SCHOT_3P_A_SC-	m42a[42A3] 75	L4250	IND_0402-LF	m42a[37D7]	C7529	CAP_402	m42a[58B5]	C8092	CAP_402	m42a[63D1]	D7500	DIODE_SCHOT_SMB	m42a[58C3]	L4400	IND_0402	m42a[38D4]	C7530	CAP_402	m42a[58C7]	C8093	CAP_805	m42a[63D1]	D7501	DIODE_SCHOT_SMB	m42a[58B3]	L4510	IND_SM	m42a[39C3]	C7531	CAP_402	m42a[58B5]	C8202	CAP_402	m42a[65D7]	D7501	DIODE_SCHOT_SMB	m42a[58B3]	L4550	IND_SM-1	m42a[39A7]	C7532	CAP_402	m42a[58B6]	C8203	CAP_402	m42a[65C7]	D7501	DIODE_SCHOT_SMB	m42a[58B3]	L4900	IND_0402	m42a[40D5]	C7533	CAP_402	m42a[58B6]	C8205	CAP_402	m42a[65A5]	D7624	DIODE_SCHOT_SOD-323	m42a[59C6]	L4901	FILTER_4P_SM	m42a[40C6]	C7534	CAP_402	m42a[58B5]	C8206	CAP_402	m42a[65A4]	D7664	DIODE_SCHOT_SOD-323	m42a[59C3]	L4902	IND_0402	m42a[40C5]	C7535	CAP_603	m42a[58D6]	C8209	CAP_402	m42a[65A5]	D7820	DIODE_SCHOT_SMB	m42a[61B4]	L5200	FILTER_4P_SM	m42a[42C4]	C7590	CAP_402	m42a[58C3]	C8211	CAP_402	m42a[65A5]	D7921	DIODE_SMB	m42a[62B7]	L5201	FILTER_4P_SM	m42a[42B4]	C7592	CAP_402	m42a[58B3]	C8215	CAP_402	m42a[65A4]	D7924	DIODE_SCHOT_SOD-323	m42a[62C6]	L5202	IND_0402-LF	m42a[42D4]	C7596	CAP_402	m42a[58D7]	C8217	CAP_603	m42a[65C2]	D7961	DIODE_SMB	m42a[62B2]	L5203	IND_0402-LF	m42a[42C4]	C7599	CAP_603	m42a[58C2]	C8218	CAP_402	m42a[65C4]	D7964	DIODE_SCHOT_SOD-323	m42a[62C3]	L5204	IND_0402-LF	m42a[42C3]	C7600	CAP_603	m42a[59C4]	C8220	CAP_402	m42a[65A7]	D8200	DIODE_SCHOT_3P_A_SC-	m42a[65C7] 75	L5205	IND_0402-LF	m42a[42A3]	C7601	CAP_603	m42a[59A4]	C8221	CAP_402	m42a[65A7]	D8201	DPACK3P_SOT-363	m42a[65D4]	L5400	FILTER_4P_SM	m42a[44B5]	C7602	CAP_402	m42a[59A4]	C8230	CAP_402	m42a[65C6]	D8201	DPACK3P_SOT-363	m42a[66B3]	L5410	IND_0402-LF	m42a[44C5]	C7604	CAP_402	m42a[59A2]	C8300	CAP_402	m42a[66C7]	D8300	DIODE_SCHOT_SOD-123	m42a[66C5]	L5411	IND_0402-LF	m42a[44B5]	C7605	CAP_402	m42a[59A5]	C8301	CAP_402	m42a[66C7]	D8322	DPACK3P_SOT-363	m42a[66C8 66A5 66A6]	L5910	IND_0603	m42a[46A7]	C7607	CAP_402	m42a[59A3]	C8302	CAP_402	m42a[66C7]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L6800	IND_0402	m42a[54A5]	C7608	CAP_402	m42a[59D2]	C8303	CAP_402	m42a[66C4]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L6801	IND_0402	m42a[54D6]	C7609	CAP_402	m42a[59D7]	C8304	CAP_402	m42a[66C5]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7200	IND_0402	m42a[55C7]	C7621	CAP_402	m42a[59B6]	C8305	CAP_1206-1	m42a[66C4]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7210	IND_0402	m42a[55C7]	C7622	CAP_402	m42a[59C5]	C8306	CAP_1206-1	m42a[66C3]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7211	IND_0402	m42a[55C7]	C7624	CAP_402	m42a[59C6]	C8307	CAP_1206-1	m42a[66C3]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7220	IND_0402	m42a[55B7]	C7625	CAP_402	m42a[59B6]	C8308	CAP_P_CASSED2E-SM	m42a[66B4]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7230	IND_0402	m42a[55A7]	C7626	CAP_402	m42a[59B6]	C8309	CAP_P_6_3XS_S5M1	m42a[66B3]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7300	IND_0402-LF	m42a[56D6]	C7628	CAP_402	m42a[59B7]	C8310	CAP_P_CASSED2E-SM	m42a[66B3]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7301	IND_0402-LF	m42a[56D4]	C7629	CAP_402	m42a[59B7]	C8311	CAP_402	m42a[66C7]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7302	IND_0402	m42a[56D6]	C7630	CAP_402	m42a[59B5]	C8312	CAP_402	m42a[66C5]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7303	IND_0402	m42a[56C6]	C7631	CAP_402	m42a[59C7]	C8313	CAP_402	m42a[66C6]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7304	IND_0402	m42a[56C4]	C7632	CAP_402	m42a[59C2]	C8316	CAP_402	m42a[66B4]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7305	IND_0402	m42a[56C6]	C7640	CAP_P_CASSED2E-SM	m42a[59D6]	C8317	CAP_402	m42a[66B5]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7306	IND_0402	m42a[56C4]	C7641	CAP_603	m42a[59B6]	C8318	CAP_402	m42a[66B4]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7307	IND_0402	m42a[56C6]	C7650	CAP_805	m42a[59B7]	C8320	CAP_402	m42a[66B5]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7350	IND_0402	m42a[56B6]	C7651	CAP_805	m42a[59B8]	C8321	CAP_402	m42a[66B5]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7351	IND_0402	m42a[56B4]	C7652	CAP_P_SMC-LF	m42a[59B8]	C8322	CAP_402	m42a[66B4]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7352	IND_0402	m42a[56B6]	C7661	CAP_402	m42a[59B3]	C8323	CAP_402	m42a[66A5]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7353	IND_0402	m42a[56B6]	C7662	CAP_402	m42a[59C4]	C8324	CAP_402	m42a[66A4]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7354	IND_0402	m42a[56B4]	C7664	CAP_402	m42a[59C3]	C8325	CAP_402	m42a[66C7]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7355	IND_0402	m42a[56B6]	C7665	CAP_402	m42a[59B4]	C8326	CAP_402	m42a[66C7]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7356	IND_0402	m42a[56B4]	C7666	CAP_402	m42a[59B3]	C8327	CAP_402	m42a[66D7]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7357	IND_0402	m42a[56A6]	C7668	CAP_402	m42a[59B2]	C8328	CAP_402	m42a[66B6]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7370	IND_0402	m42a[56B2]	C7669	CAP_402	m42a[59B4]	C8329	CAP_402	m42a[66C7]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7371	IND_0402	m42a[56B1]	C7670	CAP_402	m42a[59B4]	C8341	CAP_402	m42a[66B8]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7372	IND_0402	m42a[56B2]	C7680	CAP_P_CASSED2E-SM	m42a[59D3]	C8370	CAP_402	m42a[66C3]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7373	IND_0402	m42a[56B1]	C7681	CAP_603	m42a[59D4]	C8371	CAP_402	m42a[66C2]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7374	IND_0402	m42a[56B2]	C7689	CAP_402	m42a[59B4]	C8372	CAP_402	m42a[66B1]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7375	IND_0402	m42a[56B1]	C7690	CAP_805	m42a[59B2]	C8375	CAP_402	m42a[66B3]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7390	IND_0402	m42a[56D8]	C7691	CAP_805	m42a[59B1]	C8381	CAP_603	m42a[66B3]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7400	IND_0402	m42a[57B4]	C7692	CAP_P_SMC-LF	m42a[59B1]	C8400	CAP_402	m42a[67C3]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7500	IND_SM	m42a[58D2]	C7700	CAP_603	m42a[60C4]	C9401	CAP_402	m42a[67C3]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7501	IND_SM	m42a[58B2]	C7701	CAP_402	m42a[60C3]	C9402	CAP_402	m42a[67C3]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7620	IND_1812WH	m42a[59B7]	C7702	CAP_603	m42a[60C3]	C9403	CAP_402	m42a[67C3]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7680	IND_SM	m42a[59B2]	C7703	CAP_603	m42a[60C4]	C9408	CAP_402	m42a[67A3]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7820	IND_3P_SM	m42a[61B3]	C7704	CAP_402	m42a[60C3]	C9409	CAP_402	m42a[67B2]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7920	IND_SM	m42a[62B7]	C7705	CAP_603	m42a[60C3]	C9410	CAP_402	m42a[67A3]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L7960	IND_3P_SM	m42a[62B2]	C7720	CAP_402	m42a[60B4]	C9411	CAP_402	m42a[67B5]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L8090	IND_CDPH4D19F-SM	m42a[63D1]	C7721	CAP_603	m42a[60B3]	C9412	CAP_603	m42a[67B5]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L8201	IND_SM-LF	m42a[65A3]	C7750	CAP_402	m42a[60C6]	C9413	CAP_402	m42a[67B6]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L8202	IND_0402-LF	m42a[65A3]	C7800	CAP_603	m42a[61C5]	C9414	CAP_402	m42a[67D5]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L8203	IND_0402-LF	m42a[65A3]	C7801	CAP_603	m42a[61C6]	C9415	CAP_402	m42a[67A3]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L8204	IND_0402-LF	m42a[65A3]	C7802	CAP_603	m42a[61C5]	C9416	CAP_402	m42a[67A4]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L8205	IND_SM-LF	m42a[65A3]	C7803	CAP_402	m42a[61B2]	C9459	CAP_402	m42a[67C5]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L8207	IND_0402	m42a[65A7]	C7804	CAP_402	m42a[61C2]	C9500	CAP_402	m42a[68D5]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L8208	IND_0402	m42a[65A7]	C7805	CAP_402	m42a[61C2]	C9501	CAP_402	m42a[68D4]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L8209	IND_0402	m42a[65A7]	C7806	CAP_402	m42a[61B7]	C9502	CAP_402	m42a[68D4]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L8300	IND_3P_SM	m42a[66C4]	C7807	CAP_402	m42a[61B6]	C9503	CAP_402	m42a[68D4]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L9400	IND_0402-LF	m42a[67D4]	C7808	CAP_402	m42a[61B6]	C9504	CAP_603	m42a[68D4]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L9401	IND_0402-LF	m42a[67C4]	C7809	CAP_402	m42a[61C4]	C9505	CAP_603	m42a[68B2]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L9402	IND_0402-LF	m42a[67D4]	C7810	CAP_402	m42a[61B4]	C9506	CAP_402	m42a[68C7]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L9403	IND_0402-LF	m42a[67D4]	C7830	CAP_P_CASSED2E-SM	m42a[61C4]	C9507	CAP_402	m42a[68D5]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L9404	IND_0402-LF	m42a[67B4]	C7831	CAP_603	m42a[61C4]	C9508	CAP_402	m42a[61C4]	D9500	DIODE_DUAL_6P_SOT-36	m42a[68A7 68B7] 3	L9405	IND_0402-LF	m42a[67A4]	C7840

Table with 8 columns (8-1) and multiple rows of data. The table is divided into four horizontal sections labeled A, B, C, and D on the left and right sides. Each row contains alphanumeric identifiers and codes. A large 'DRAFT' watermark is visible across the center of the page.

D

C

B

A

D

C

B

A

	8	7	6	5	4	3	2	1				
D	R7210	RES_402	m42a[55A7]	R7903	RES_402	m42a[62A3]	R9509	RES_402	m42a[68C2]	XW7300	SHORT_SM	m42a[56C4]
	R7260	RES_402	m42a[55D2]	R7904	RES_402	m42a[62A3]	R9510	RES_402	m42a[68C2]	XW7301	SHORT_SM	m42a[56B4]
	R7261	RES_402	m42a[55C2]	R7905	RES_402	m42a[62A6]	R9537	RES_402	m42a[68D1]	XW7302	SHORT_SM	m42a[56C2]
	R7270	RES_402	m42a[55C2]	R7906	RES_402	m42a[62A3]	R9538	RES_402	m42a[68D1]	XW7303	SHORT_SM	m42a[56C2]
	R7271	RES_402	m42a[55C2]	R7907	RES_402	m42a[62A3]	R9539	RES_402	m42a[68C1]	XW7304	SHORT_SM	m42a[56B2]
	R7280	RES_402	m42a[55B2]	R7921	RES_402	m42a[62C7]	R9540	RES_402	m42a[68C1]	XW7305	SHORT_SM	m42a[56B7]
	R7281	RES_402	m42a[55B2]	R7924	RES_402	m42a[62C6]	R9821	RES_402	m42a[69D7]	XW7400	SHORT_SM	m42a[57A7]
	R7300	RES_402	m42a[56C4]	R7925	RES_402	m42a[62B6]	R9822	RES_402	m42a[69D6]	XW7500	SHORT_SM	m42a[58A6]
	R7301	RES_402	m42a[56C4]	R7926	RES_402	m42a[62C7]	R9850	RES_402	m42a[69B8]	XW7600	SHORT_SM	m42a[59A5]
	R7320	RES_402	m42a[56B5]	R7927	RES_402	m42a[62B8]	R9851	RES_402	m42a[69B8]	XW7620	JUMPER_OPEN-SAWTOOTH	m42a[59B8]
C	R7321	RES_402	m42a[56D7]	R7928	RES_402	m42a[62B8]	R9852	RES_402	m42a[69A8]	XW7660	JUMPER_OPEN-SAWTOOTH	m42a[59B1]
	R7322	RES_402	m42a[56B7]	R7929	RES_402	m42a[62C7]	R9853	RES_402	m42a[69A8]	XW7800	SHORT_SM	m42a[61B5]
	R7349	RES_402	m42a[56B7]	R7930	RES_402	m42a[62C5]	R9854	RES_402	m42a[69A8]	XW7900	SHORT_SM	m42a[62A5]
	R7350	RES_402	m42a[56A4]	R7961	RES_402	m42a[62C2]	R9855	RES_402	m42a[69A8]	XW7920	JUMPER_OPEN-SAWTOOTH	m42a[62B8]
	R7351	RES_402	m42a[56A4]	R7964	RES_402	m42a[62C3]	R9856	RES_402	m42a[69B6]	XW8101	SHORT_SM	m42a[64B2]
	R7380	RES_402	m42a[56C2]	R7965	RES_402	m42a[62B3]	R9859	RES_402	m42a[69A6]	XW8102	SHORT_SM	m42a[64B2]
	R7382	RES_402	m42a[56B2]	R7966	RES_402	m42a[62C2]	R9860	RES_402	m42a[69C3]	XW8300	SHORT_SM	m42a[66B4]
	R7391	RES_402	m42a[56C7]	R7967	RES_402	m42a[62B2]	R9861	RES_402	m42a[69C3]	Y2600	CRYSTAL_4PIN_SM-LF	m42a[26C7]
	R7401	RES_402	m42a[57D8]	R7968	RES_402	m42a[62B2]	R9862	RES_402	m42a[69C5]	Y3301	CRYSTAL_5X3.2-SM	m42a[32C7]
	R7402	RES_402	m42a[57D7]	R7969	RES_402	m42a[62C2]	R9863	RES_402	m42a[69C5]	Y4101	CRYSTAL_4PIN_SM-3.2X	m42a[36B6]
B	R7403	RES_402	m42a[57C7]	R7970	RES_402	m42a[62C4]	R9864	RES_402	m42a[69A6]	2.5MM		
	R7404	RES_402	m42a[57C4]	R7990	RES_402	m42a[62A6]	R9868	RES_402	m42a[69C8]	Y4403	CRYSTAL_4PIN_SM-3.2X	m42a[38C2]
	R7405	RES_402	m42a[57D5]	R7991	RES_402	m42a[62A6]	R9869	RES_402	m42a[69C8]	2.5MM		
	R7406	RES_402	m42a[57D6]	R7992	RES_603	m42a[62A7]	R9870	RES_402	m42a[69C1]	Y5920	CRYSTAL_5X3.2-SM	m42a[46C7]
	R7411	RES_402	m42a[57C8]	R8000	RES_402	m42a[63D5]	R9871	RES_402	m42a[69C1]	Y6795	CRYSTAL_4PIN_SM-LF	m42a[53B6]
	R7412	RES_402	m42a[57B7]	R8005	RES_402	m42a[63C5]	RP2300	RP4K4F_SM-LF	m42a[23D5]	Z0601	MTGHOLE	m42a[68B]
	R7413	RES_402	m42a[57C6]	R8010	RES_402	m42a[63C5]	RP2600	RP4K4F_SM-LF	m42a[26D2]	Z0602	MTGHOLE	m42a[68B]
	R7414	RES_402	m42a[57C4]	R8015	RES_402	m42a[63A5]	RP2601	RP4K4F_SM-LF	m42a[26D2]	Z0603	PCB_STANDOFF	m42a[68B]
	R7415	RES_402	m42a[57C5]	R8025	RES_402	m42a[63A5]	RP2602	RP4K4F_SM-LF	m42a[26C2]	Z0604	PCB_STANDOFF	m42a[68B]
	R7430	RES_603	m42a[57C3]	R8030	RES_402	m42a[63B6]	RP3000	RP4K4F_SM-LF	m42a[30B4 30C4 30D4 30D4]	Z0605	PCB_STANDOFF	m42a[68B]
A	R7431	RES_603	m42a[57B3]	R8031	RES_402	m42a[63B6]	RP3001	RP4K4F_SM-LF	m42a[30C4 30A4 30A4 30D4]	Z0606	MTGHOLE	m42a[68B]
	R7432	RES_402	m42a[57B3]	R8032	RES_402	m42a[63D6]	RP3002	RP4K4F_SM-LF	m42a[30A4 30A4 30A4 30D4]	Z0607	MTGHOLE	m42a[68B]
	R7433	RES_402	m42a[57A3]	R8033	RES_402	m42a[63D6]	RP3003	RP4K4F_SM-LF	m42a[30C4 30C4 30C4 30D4]	Z0608	MTGHOLE	m42a[68B]
	R7434	RES_402	m42a[57C2]	R8050	RES_402	m42a[63A6]	RP3004	RP4K4F_SM-LF	m42a[30C4 30C4 30D4]	Z0609	MTGHOLE	m42a[68B]
	R7435	RES_402	m42a[57C2]	R8056	RES_402	m42a[63C8]	RP3005	RP4K4F_SM-LF	m42a[30B4 30A4 30A4 30D4]	Z0610	MTGHOLE	m42a[68B]
	R7436	RES_402	m42a[57B2]	R8057	RES_402	m42a[63C8]	RP3006	RP4K4F_SM-LF	m42a[30B4 30B4 30A4 30D4]	Z0611	MTGHOLE	m42a[68B]
	R7437	RES_402	m42a[57B2]	R8058	RES_402	m42a[63B8]	RP3007	RP4K4F_SM-LF	m42a[30C4 30C4 30C4 30C4]	Z0612	PCB_STANDOFF	m42a[68B]
	R7438	RES_402	m42a[57C2]	R8059	RES_402	m42a[63B8]	RP3008	RP4K4F_SM-LF	m42a[30C4 30C4 30C4 30C4]	Z0613	PCB_STANDOFF	m42a[68B]
	R7439	RES_402	m42a[57B2]	R8061	RES_402	m42a[63B1]	RP3009	RP4K4F_SM-LF	m42a[30B4 30B4 30C4 30C4]	Z0621	PCB_STANDOFF	m42a[68B]
	R7440	RES_402	m42a[57A5]	R8062	RES_402	m42a[63B1]	RP3010	RP4K4F_SM-LF	m42a[30B4 30B4 30B4 30B4]	ZS0620	SPRING_CLIP_LP_RMI_C	m42a[6D7]