



GL553VD Block Diagram



3.CPU_DDI/EDP





PEGATRON Title: CPU_DDI/EDP
PEGATRON PROPRIETARY AND CONFIDENTIAL
6031 17th Rd Center 17th Fl Bldg 2199 Richmond, VA 23261
 Engineer: Trunks
 Size A Project Name GL553VD Rev R2.0
 Date: Monday, September 12, 2016 Sheet 3 of 108

04.CPU DDR4 Channel0


16 M_CHA_DQ0[0..63]

U0301A



PEGATRON Title : CPU_DDR4_A
 PEGATRON INCORPORATED 2015-08-28 10:58:58 AM
 Engineer: Yrunk
 Size: 11 Project Name: GL553VD Rev: 01
 Date: Monday, September 14, 2015 Sheet: 1 of 10

06.CPU DMI/PEG



PEG Lane reversal

PCIENB_RXP15	E25	PEG_RXP[0]	PEG_RXN[0]
PCIENB_RXN15	D25	PEG_RXN[0]	PEG_RXP[0]
PCIENB_RXP14	E24	PEG_RXP[1]	PEG_RXN[1]
PCIENB_RXN14	F24	PEG_RXN[1]	PEG_RXP[1]
PCIENB_RXP13	E23	PEG_RXP[2]	PEG_RXN[2]
PCIENB_RXN13	D23	PEG_RXN[2]	PEG_RXP[2]
PCIENB_RXP12	E22	PEG_RXP[3]	PEG_RXN[3]
PCIENB_RXN12	F22	PEG_RXN[3]	PEG_RXP[3]
PCIENB_RXP11	E21	PEG_RXP[4]	PEG_RXN[4]
PCIENB_RXN11	D21	PEG_RXN[4]	PEG_RXP[4]
PCIENB_RXP10	E20	PEG_RXP[5]	PEG_RXN[5]
PCIENB_RXN10	F20	PEG_RXN[5]	PEG_RXP[5]
PCIENB_RXP9	E19	PEG_RXP[6]	PEG_RXN[6]
PCIENB_RXN9	D19	PEG_RXN[6]	PEG_RXP[6]
PCIENB_RXP8	E18	PEG_RXP[7]	PEG_RXN[7]
PCIENB_RXN8	F18	PEG_RXN[7]	PEG_RXP[7]
PCIENB_RXP7	D17	PEG_RXP[8]	PEG_RXN[8]
PCIENB_RXN7	E17	PEG_RXN[8]	PEG_RXP[8]
PCIENB_RXP6	F16	PEG_RXP[9]	PEG_RXN[9]
PCIENB_RXN6	E16	PEG_RXN[9]	PEG_RXP[9]
PCIENB_RXP5	D15	PEG_RXP[10]	PEG_RXN[10]
PCIENB_RXN5	E15	PEG_RXN[10]	PEG_RXP[10]
PCIENB_RXP4	F14	PEG_RXP[11]	PEG_RXN[11]
PCIENB_RXN4	E14	PEG_RXN[11]	PEG_RXP[11]
PCIENB_RXP3	D13	PEG_RXP[12]	PEG_RXN[12]
PCIENB_RXN3	E13	PEG_RXN[12]	PEG_RXP[12]
PCIENB_RXP2	F12	PEG_RXP[13]	PEG_RXN[13]
PCIENB_RXN2	E12	PEG_RXN[13]	PEG_RXP[13]
PCIENB_RXP1	D11	PEG_RXP[14]	PEG_RXN[14]
PCIENB_RXN1	E11	PEG_RXN[14]	PEG_RXP[14]
PCIENB_RXP0	F10	PEG_RXP[15]	PEG_RXN[15]
PCIENB_RXN0	E10	PEG_RXN[15]	PEG_RXP[15]



NOTE:
W/S=12/15 mil, length<400mil

20 DMI_RXP0		D8	DMI_RXP[0]	DMI_TXP[0]	BB		DMI_TXP0 20
20 DMI_RXN0		F8	DMI_RXN[0]	DMI_TXN[0]	AB		DMI_TXN0 20
20 DMI_RXP1		E6	DMI_RXP[1]	DMI_TXP[1]	C6		DMI_TXP1 20
20 DMI_RXN1		F6	DMI_RXN[1]	DMI_TXN[1]	B6		DMI_TXN1 20
20 DMI_RXP2		D5	DMI_RXP[2]	DMI_TXP[2]	A5		DMI_TXP2 20
20 DMI_RXN2		E5	DMI_RXN[2]	DMI_TXN[2]	B5		DMI_TXN2 20
20 DMI_RXP3		J8	DMI_RXP[3]	DMI_TXP[3]	D4		DMI_TXP3 20
20 DMI_RXN3		J9	DMI_RXN[3]	DMI_TXN[3]	B4		DMI_TXN3 20

SKYLAKE-H

U0301C




B25	PCIEG_TXP15_C	C0601	2	1	0.22UF/10V	AVGA	PCIEG_TXP15
A25	PCIEG_TXN15_C	C0602	2	1	0.22UF/10V	AVGA	PCIEG_TXN15
B24	PCIEG_TXP14_C	C0603	2	1	0.22UF/10V	AVGA	PCIEG_TXP14
C24	PCIEG_TXN14_C	C0604	2	1	0.22UF/10V	AVGA	PCIEG_TXN14
B23	PCIEG_TXP13_C	C0605	2	1	0.22UF/10V	AVGA	PCIEG_TXP13
A23	PCIEG_TXN13_C	C0606	2	1	0.22UF/10V	AVGA	PCIEG_TXN13
B22	PCIEG_TXP12_C	C0607	2	1	0.22UF/10V	AVGA	PCIEG_TXP12
C22	PCIEG_TXN12_C	C0608	2	1	0.22UF/10V	AVGA	PCIEG_TXN12
B21	PCIEG_TXP11_C	C0609	2	1	0.22UF/10V	AVGA	PCIEG_TXP11
A21	PCIEG_TXN11_C	C0610	2	1	0.22UF/10V	AVGA	PCIEG_TXN11
B20	PCIEG_TXP10_C	C0611	2	1	0.22UF/10V	AVGA	PCIEG_TXP10
C20	PCIEG_TXN10_C	C0612	2	1	0.22UF/10V	AVGA	PCIEG_TXN10
B19	PCIEG_TXP9_C	C0613	2	1	0.22UF/10V	AVGA	PCIEG_TXP9
A19	PCIEG_TXN9_C	C0614	2	1	0.22UF/10V	AVGA	PCIEG_TXN9
B18	PCIEG_TXP8_C	C0615	2	1	0.22UF/10V	AVGA	PCIEG_TXP8
C18	PCIEG_TXN8_C	C0616	2	1	0.22UF/10V	AVGA	PCIEG_TXN8
A17	PCIEG_TXP7_C	C0617	2	1	0.22UF/10V	AVGA	PCIEG_TXP7
B17	PCIEG_TXN7_C	C0618	2	1	0.22UF/10V	AVGA	PCIEG_TXN7
C16	PCIEG_TXP6_C	C0619	2	1	0.22UF/10V	AVGA	PCIEG_TXP6
B16	PCIEG_TXN6_C	C0620	2	1	0.22UF/10V	AVGA	PCIEG_TXN6
A15	PCIEG_TXP5_C	C0621	2	1	0.22UF/10V	AVGA	PCIEG_TXP5
B15	PCIEG_TXN5_C	C0622	2	1	0.22UF/10V	AVGA	PCIEG_TXN5
C14	PCIEG_TXP4_C	C0623	2	1	0.22UF/10V	AVGA	PCIEG_TXP4
B14	PCIEG_TXN4_C	C0624	2	1	0.22UF/10V	AVGA	PCIEG_TXN4
A13	PCIEG_TXP3_C	C0625	2	1	0.22UF/10V	AVGA	PCIEG_TXP3
B13	PCIEG_TXN3_C	C0626	2	1	0.22UF/10V	AVGA	PCIEG_TXN3
C12	PCIEG_TXP2_C	C0627	2	1	0.22UF/10V	AVGA	PCIEG_TXP2
B12	PCIEG_TXN2_C	C0628	2	1	0.22UF/10V	AVGA	PCIEG_TXN2
A11	PCIEG_TXP1_C	C0629	2	1	0.22UF/10V	AVGA	PCIEG_TXP1
B11	PCIEG_TXN1_C	C0630	2	1	0.22UF/10V	AVGA	PCIEG_TXN1
C10	PCIEG_TXP0_C	C0631	2	1	0.22UF/10V	AVGA	PCIEG_TXP0
B10	PCIEG_TXN0_C	C0632	2	1	0.22UF/10V	AVGA	PCIEG_TXN0

PEGATRON Title: CPU_DMI
 RELATION PROPRIETARY AND CONFIDENTIAL
 PEG-TR-001-001 Rev 4.0 Dec 2012-03-20 Sec 3
 Engineer: Trunks




Size	A4	Project Name	GL553VD	Rev	R2.0
Date:	Monday, September 12, 2016	Sheet	6	of	108

08.CPU VSS

SKYLAKE_H8D




12. Type-C (CC logic, Conn.)



Type-C Conn.

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
GND	TX1+	TX1-	Vbus	CC1	D1+	D1-	SB0	Vbus	RX2+	RX2-	GND
GND	RX1+	RX1-	Vbus	SB0	D2+	D2-	CC2	Vbus	TX2+	TX2-	GND
B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1




CC logic

Leads to PCH (+VBUS, ORG) to CC(+5V)

Chg	Chg_H	CC Capable	Current Limit	Load Detect Threshold
0	0	STD	1.67A	NA
0	1	STD	1.67A	NA
1	0	1.5A	1.67A	NA
1	1	3.0A	3.34A	3.77A




FAULTB pin is an open drain output that asserts (active low) when device OUT current exceeds its programmed value and/or over temperature threshold is crossed.



+1P2V_DUAL


NOTE:
Place those cap close to CH A DIMM




+VDDQ channel A
2.2uF/6.3V x 5
1uF/6.3V x 8

+VDDQ channel A
2.2uF/6.3V x 5
1uF/6.3V x 8

NOTE:
Place those cap close to CH B DIMM




modify for EMI




Add for EMI

+VTT_DDR




+2P5VPP



DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)	Note
DDR4 2 Channels SODIMM 1DPC	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10 μ F (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1 μ F (0402)	
		1 placeholder	1x 330 μ F (7343)	
	VTT	Place these caps on the VTT plane close to SODIMM	1x 10 μ F (0603)	
		Placeholder		
		Place these caps on the VTT plane close to SODIMM	1x 10 μ F (0603)	
	VPP	DRAM Side	2x 10 μ F (0603)	
		DRAM Side	2x 1 μ F (0402)	
	VDDSPD	Place close to DIMM	1x 0.1 μ F (0402)	
		Place close to DIMM	1x 22 μ F (0402)	

PEGATRON Title: DDR3 TERMINAL ASSY
 DESIGN: PROJECT: PEGATRON
 ENGINEER: Trunks
 Size: 8 Project Name: GL553VD Rev: 1.0
 Date: 2016/05/16 14:28:00 Page: 18 of 18



546884_SKL_PDG_H_mv2_0_p233 : HM170 doesn't support PCIe17-20



Table 1-3. PCH-H HSE0 Detail (Lane 1-14)

SWIF	1	2	3	4	5	6	7	8	9	10	11	12	13	14
HS01-FDP	USB	USB	USB	USB	USB	USB	USB	PCIE	PCIE	PCIE	PCIE	PCIE	PCIE	PCIE
	OPFL	SLD	SLD	SLD	SLD	SLD	PCIE	PCIE	PCIE	PCIE	PCIE	PCIE	PCIE	PCIE


Table 1-4. PCH-H HSE0 Detail (Lane 15-26) (Sheet 1 of 2)

SWIF	15 ¹	16 ¹	17 ¹	18 ¹	19 ¹	20 ¹	21	22	23	24	25	26
HS01-FDP	PCIE/USB/SATA	PCIE/USB/SATA	PCIE	PCIE/USB/SATA	PCIE/USB/SATA	PCIE/USB/SATA	PCIE/USB/SATA	PCIE/USB/SATA	PCIE/USB/SATA	PCIE/USB/SATA	PCIE/USB/SATA	PCIE/USB/SATA

23.PCH_AUDIO/CLK/I2C/UART




SPD 206
No Need For IS




TP
DDR
(PU@ +3V5, 4.7kOhm, p.28)


EC
(PU@ +3V5, 4.7kOhm, p.28)


UART
UART_0 - Internal weak pull down
UART_1 - Internal weak pull down
UART_2 - Internal weak pull down
UART_3 - Internal weak pull down
UART_4 - Internal weak pull down
UART_5 - Internal weak pull down
UART_6 - Internal weak pull down
UART_7 - Internal weak pull down
UART_8 - Internal weak pull down
UART_9 - Internal weak pull down
UART_10 - Internal weak pull down
UART_11 - Internal weak pull down
UART_12 - Internal weak pull down
UART_13 - Internal weak pull down
UART_14 - Internal weak pull down
UART_15 - Internal weak pull down
UART_16 - Internal weak pull down
UART_17 - Internal weak pull down
UART_18 - Internal weak pull down
UART_19 - Internal weak pull down
UART_20 - Internal weak pull down
UART_21 - Internal weak pull down
UART_22 - Internal weak pull down
UART_23 - Internal weak pull down
UART_24 - Internal weak pull down
UART_25 - Internal weak pull down
UART_26 - Internal weak pull down
UART_27 - Internal weak pull down
UART_28 - Internal weak pull down
UART_29 - Internal weak pull down
UART_30 - Internal weak pull down
UART_31 - Internal weak pull down





HDA_SDD - Internal weak pull down
Flash Descriptor Security OVERWRITE
0: Disable security measure defined in the Flash Descriptor
1: Enable Flash Descriptor Security









32. RST Circuit



EC 6s reset



Cardreader



Pin Name	Description
SP1	SDWP# / MSCLK
SP2	MS JNS#
SP3	SD DAT1
SP4	SD DAT0
SP5	MS_D3
SP6	SD_CDF
SP8	SD_CLK / MS_D2
SP9	MS_D0
SP10	SD_CMD
SP12	SD DAT3 / MS_D1
SP13	SD DAT2
SP14	MS_B5




SP1	SD_WFP#	MMC_RSVD
SP3	SD_D1	
SP4	SD_D0	MMC_DAT
SP6	SD_CDF	
SP8	SD_CLK	MMC_CLK
SP10	SD_CMD	MMC_CMD
SP12	SD_D3	
SP13	SD_D2	

PAGATRON Title : **RT5329-GR**
 DESIGN ENGINEERING AND CONSTRUCTION
 Engineer: **Trunks**


Site	Project Name	GL553VD	Rev
8			01A
Date:	Monday, September 12 2016	Sheet	40 of 116

HDMI

- HS0 ○ -HS1 ○ 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30
- HS0 ○ -HS1 ○ 1,11 ○ AL,MD,SL,CL,DP,RE,FR,RE,LT
- HS0 ○ -HS1 ○ 1,10 ○ DE,TE,SE




- HS0 and HS1 are not connected to Type A1
- HS0
 - HS1
 - HS2
 - HS3
 - HS4
 - HS5
 - HS6
 - HS7
 - HS8
 - HS9
 - HS10
 - HS11
 - HS12
 - HS13
 - HS14
 - HS15
 - HS16
 - HS17
 - HS18
 - HS19
 - HS20
 - HS21
 - HS22
 - HS23
 - HS24
 - HS25
 - HS26
 - HS27
 - HS28
 - HS29




HS0_SCL & HS0_SDA: no via, trace length should be as short as possible




CPU Thermal Sensor







GPU Thermal Sensor



FAN_Module



PEGATRON Title: FAN/THERMAL	
PEGATRON PROPRIETARY AND CONFIDENTIAL	
Engineer: Trunks	
Size #	Project Name: GL553VD
Doc No:	Doc Title: Engineering 2.7.2015
Page 10	of 10



**MB LED Placement
Left-->Right**

- PWR LED LED5601
- Charger LED LED5606
- HDD LED LED5604
- RF LED LED5602
- Caps Lock LED LED5603

65.NUT,Screw hole,Tooling hole

CPU NUT



GPU NUT



PCH NUT



Hall Sensor
Brd NUT



SSD NUT



NPTH_2.5phi



NPTH_4 x 2.5 phi



ER Change

NPTH_8phi



NPTH_2.5 x 2.9 phi



TYPE A
phi 8 drill 3



TYPE
T_s8 drill3,B_phi8 drill3
T-SH00004213



TYPE
T_phi10 drill3,B_phi8 drill3
ST394CB314D118



TYPE G
T_9p5 x 8 drill3,B_phi8 drill3
RT374x314CB314D118



TYPE
phi 6p5 drill 3




ER Change



TYPE E(BOT) TYPE B(TOP)
T_s8 drill3,B_R10x8 drill3
RT314RB393x314D118





TYPE D(BOT) TYPE F(TOP)
T_s7p55 drill3,B_R10x8 drill3
RT297X315RBD118




IO BD CONN. (MB SIDE)

+5V 0 → +5V 7,12,52,57,91
 +3VA 0 → +3VA 25,30,31,57,74,81,88,91,93








Hall sensor Conn. (MB SIDE)








PEGATRON		Title : IO BOARD CON	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
S/N		Project Name	Engineer: Trunks
1		GL553VD	Rev
Date: Monday, September 14, 2015		Sheet	26 of 26


VGA_Main
VGA_Main 52.767,72.75,81




GPU_0200V1_PCH



开漏





+5VO & +3VO POWER SUPPLY



DEEP S3 ----> +5VUS
 EC ----> +5VUS_PARRON ----> +5VUS
 This instant +5VUS OFF
 Normal S3 use +5VUS_ON -----> 3&5V

ABBA Rule



1.0VS_VGA(+1P0V_GPU) POWER SUPPLY

R8503 need to change Voltage 1V & 1.05V


+1.0VS_VGA

	N16P-GX	N17P-G1
EDP	2.5A	1BU
TDC	2.57A	3A
Voltage	1.05V	1V

R8503=113K-->Vhyp=1.052V; Vmax=1.077V; Vmin=1.027V

R8503=100K-->Vhyp=1V; Vmax=1.023V; Vmin=0.977V


IC Spec: I limit = 4A



N16P-GX-->VO=1.05V; R8503=113K (10V220000401);
N17P-G1-->VO=1V; R8503=100K (10V22000004):

Vout=FB * (1 + R8503 / R8502)
VFB=0.6V; T=1.5%

(N17)VGA_CORE POWER SUPPLY




N17P-G0G11 follow DA-67933

Config

RB700	0.15k
RB701	20.5k
RB702	4.7k
RB703	16.5k
RB704	20k
RB705	20k
CE700	4.70F
Y500	0.22V
Y501	1.2V
Y502	1.2V
Y503	1.2V
Y504	1.2V
Y505	1.2V

VGA_P00	0V	10V
VGA_P01	0V	10V
VGA_P02	1.2V	1.2V
VGA_P03	1.2V	1.2V
VGA_P04	1.2V	1.2V
VGA_P05	1.2V	1.2V
VGA_P06	1.2V	1.2V
VGA_P07	1.2V	1.2V
VGA_P08	1.2V	1.2V
VGA_P09	1.2V	1.2V
VGA_P10	1.2V	1.2V
VGA_P11	1.2V	1.2V
VGA_P12	1.2V	1.2V
VGA_P13	1.2V	1.2V
VGA_P14	1.2V	1.2V
VGA_P15	1.2V	1.2V
VGA_P16	1.2V	1.2V
VGA_P17	1.2V	1.2V
VGA_P18	1.2V	1.2V
VGA_P19	1.2V	1.2V
VGA_P20	1.2V	1.2V
VGA_P21	1.2V	1.2V
VGA_P22	1.2V	1.2V
VGA_P23	1.2V	1.2V
VGA_P24	1.2V	1.2V
VGA_P25	1.2V	1.2V
VGA_P26	1.2V	1.2V
VGA_P27	1.2V	1.2V
VGA_P28	1.2V	1.2V
VGA_P29	1.2V	1.2V
VGA_P30	1.2V	1.2V
VGA_P31	1.2V	1.2V
VGA_P32	1.2V	1.2V
VGA_P33	1.2V	1.2V
VGA_P34	1.2V	1.2V
VGA_P35	1.2V	1.2V
VGA_P36	1.2V	1.2V
VGA_P37	1.2V	1.2V
VGA_P38	1.2V	1.2V
VGA_P39	1.2V	1.2V
VGA_P40	1.2V	1.2V
VGA_P41	1.2V	1.2V
VGA_P42	1.2V	1.2V
VGA_P43	1.2V	1.2V
VGA_P44	1.2V	1.2V
VGA_P45	1.2V	1.2V
VGA_P46	1.2V	1.2V
VGA_P47	1.2V	1.2V
VGA_P48	1.2V	1.2V
VGA_P49	1.2V	1.2V
VGA_P50	1.2V	1.2V
VGA_P51	1.2V	1.2V
VGA_P52	1.2V	1.2V
VGA_P53	1.2V	1.2V
VGA_P54	1.2V	1.2V
VGA_P55	1.2V	1.2V
VGA_P56	1.2V	1.2V
VGA_P57	1.2V	1.2V
VGA_P58	1.2V	1.2V
VGA_P59	1.2V	1.2V
VGA_P60	1.2V	1.2V
VGA_P61	1.2V	1.2V
VGA_P62	1.2V	1.2V
VGA_P63	1.2V	1.2V
VGA_P64	1.2V	1.2V
VGA_P65	1.2V	1.2V
VGA_P66	1.2V	1.2V
VGA_P67	1.2V	1.2V
VGA_P68	1.2V	1.2V
VGA_P69	1.2V	1.2V
VGA_P70	1.2V	1.2V
VGA_P71	1.2V	1.2V
VGA_P72	1.2V	1.2V
VGA_P73	1.2V	1.2V
VGA_P74	1.2V	1.2V
VGA_P75	1.2V	1.2V
VGA_P76	1.2V	1.2V
VGA_P77	1.2V	1.2V
VGA_P78	1.2V	1.2V
VGA_P79	1.2V	1.2V
VGA_P80	1.2V	1.2V
VGA_P81	1.2V	1.2V
VGA_P82	1.2V	1.2V
VGA_P83	1.2V	1.2V
VGA_P84	1.2V	1.2V
VGA_P85	1.2V	1.2V
VGA_P86	1.2V	1.2V
VGA_P87	1.2V	1.2V
VGA_P88	1.2V	1.2V
VGA_P89	1.2V	1.2V
VGA_P90	1.2V	1.2V
VGA_P91	1.2V	1.2V
VGA_P92	1.2V	1.2V
VGA_P93	1.2V	1.2V
VGA_P94	1.2V	1.2V
VGA_P95	1.2V	1.2V
VGA_P96	1.2V	1.2V
VGA_P97	1.2V	1.2V
VGA_P98	1.2V	1.2V
VGA_P99	1.2V	1.2V
VGA_P100	1.2V	1.2V

3.17



+NVVD	N17P-G1	N17P-G0	N16P-GX
EDP	101A	52A	87A
TDC	30A	60A	9.5A


EDP=101A
TDC=30A
OCP=100A

	RB751	RB752	RB720	RB727	RB718	RB716	RB753	RB754	RB755
2Phase	5.76k	10ohm	NC	NC	NC	0ohm	100k	10k	0ohm
3Phase	NC	NC	10k	10k	10k	NC	NC	NC	NC

EE N16 -> (330uF/2V, 6m ohm) *2pcs
EE N17 -> (220uF/2V, 6m ohm) *2pcs




BATTERY CHARGER



Charger Vendor	TI
Charger P/N	BQ24735RGAR
Support Hybrid Boost?	YES
Adapter capacity	120W
Active/Release Point (Hybrid Boost)	Active - 115.56W Release - 100.44W
Enable condition	RSOC<40%
Disable condition	RSOC<30%


+FBVDDQ POWER SUPPLY

VGA_PSW	VGA_AONIN
00V = 0.25V	1 Power2500
0.75V = 0.555V	2 Power2500
1.00V = 1.35V	3 Power2500
1.50V = 5.50V	4 Power2500



+FBVDDQ	N17P-G1	N17P-G0
EDP	11A	11A
TDC	11A	11A


EDP=20A
TDC=11A
OCP=25A
(Typ:1.35V; Max:1.372V; Min:1.327V)
+1.350V_VGA



RES10 = 5.42k ohm -> 1.525V
RES14 = 51.3k ohm -> 1.350V


MAIN_VDDQ_CTL	VO
0	1.350V
1	1.350V

SUSC#_PWR POWER




ABBA Rule

SUSB#_PWR POWER Control




SUSC#_PWR POWER Control




DSC_VGA_PWR POWER Control




SUSB#_PWR POWER



N17






	N16P-CX	N17P-G1
EDP	X	2A
TDC	X	1.6A




	N16P-CX	N17P-G1
EDP	TBD	X
TDC	0.34A	X

POWER GOOD DETECTOR






FOR POWER TEST



PEGATRON Title: POWER_Signal
 PEGATRON PROPRIETARY AND CONFIDENTIAL
 800-110-8208 FAX: 603-883-2222
 Engineer: Benson Lin
 Date: Project Name: GL553WW
 Date: Monday, September 12, 2016 93 of 24
 Date: _____ of _____

VCCIO(0.95V) POWER SUPPLY



+NVVDDS POWER SUPPLY




N17P-G0(G1) follow DA-07933

Config

R0723	5.19K
R0724	2435K
R0718	4.32K
R0717	15.5K
R0745	305K
C0720	4.70F
V1000	0.3V
V1001	1.3V
V1002	0.8V
V1016	0.250V

1 phase with CCM	0.3V to 0.8V
1 phase with CCM	0.3V to 0.8V
2 phase with DEM	1.0V to 1.0V
1 phase with CCM	1.0V to 1.0V



+NVVDDS			
TOP	N17P-G1	N17P-G0	N16P-GX
TDC	13A	12A	X

OCF-50A


+NVVDDS
EDP=42A
TDC=19A

EE N17 -> (330uF/2V, 6m ohm) *1pc
POWER N17 -> (560uF/2.5V, 20m ohm) *1pc
Total ESR=4.615 mOhm


POWER	1
POWER	2
POWER	3
POWER	4
POWER	5
POWER	6
POWER	7
POWER	8
POWER	9
POWER	10
POWER	11
POWER	12
POWER	13
POWER	14
POWER	15
POWER	16
POWER	17
POWER	18
POWER	19
POWER	20
POWER	21
POWER	22
POWER	23
POWER	24
POWER	25
POWER	26
POWER	27
POWER	28
POWER	29
POWER	30
POWER	31
POWER	32
POWER	33
POWER	34
POWER	35
POWER	36
POWER	37
POWER	38
POWER	39
POWER	40
POWER	41
POWER	42
POWER	43
POWER	44
POWER	45
POWER	46
POWER	47
POWER	48
POWER	49
POWER	50
POWER	51
POWER	52
POWER	53
POWER	54
POWER	55
POWER	56
POWER	57
POWER	58
POWER	59
POWER	60
POWER	61
POWER	62
POWER	63
POWER	64
POWER	65
POWER	66
POWER	67
POWER	68
POWER	69
POWER	70
POWER	71
POWER	72
POWER	73
POWER	74
POWER	75
POWER	76
POWER	77
POWER	78
POWER	79
POWER	80
POWER	81
POWER	82
POWER	83
POWER	84
POWER	85
POWER	86
POWER	87
POWER	88
POWER	89
POWER	90
POWER	91
POWER	92
POWER	93
POWER	94
POWER	95
POWER	96
POWER	97
POWER	98
POWER	99
POWER	100

Power On Sequence Diagram G3-S0 R0.1 (non-Deep Sx)


Power On Sequence
1 → 20



USB2.0 on DB



To MB




TYPE A
phi 8 drill 3

NPTH_2.5phi

1 OCH03
C080984
temp_5262_gh15

NPTH_2.5 x 2.9 phi


1 OCH01
O0801A0098X114W
T-SH00004210



PEGATRON		Title : IO_Small BD	
		Engineer: Bernie Huang	
Size	Project Name	Rev	Rev
#	GL553VD		#2.0
Date	Material	Sheet	100 of 10
	September 17, 2015		

LID Switch


pin1_D8
Top view




LDJ01

pin1:LID_SW#_H
pin3:GND_H
pin5:+3VA_H


CON6602
pin2:LID_SW#
pin4:GND
pin6:+3VA




pin1_MB
Top view



phi 6 drill 2.5



Tooling hole
2 x 2p2



PEGATRON Title Hall Sensor Board	
PEGATRON PROPRIETARY AND CONFIDENTIAL	
BG1-HW RD Center-HW RD Div.2-HW RD Dept. RD Sec	
Engineer Bernie Huang	
Size A	Project Name GL553VD
Date: Monday, September 12, 2016	Rev R2.0
sheet 101 of 99	